Review on Floating Point Adder and Converter Units Using VHDL
International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Open Access | Fully Refereed | Peer Reviewed International Journal

ISSN: 2319-7064

Review Papers | Electronics & Communication Engineering | India | Volume 4 Issue 3, March 2015

Review on Floating Point Adder and Converter Units Using VHDL

Abhishek Kumar, Mayur S. Dhait

Floating Point arithmetic is the most used way of approximating real number arithmetic for performing numerical calculations on modern computers. The advantage of floating-point representation is that it can support a much wider range of values rather than fixed point and integer representation. Addition/Subtraction, Multiplication and division are the common arithmetic operations in these computations. Among them floating point Addition is the most complex one. Adder is the core element of complex arithmetic circuits, in which input should be given in standard IEEE754 format. The main objective of the work is to design and implement a binary to IEEE 754 floating point converter for representing 32 bit single precision floating point values. Then the converter will be placed at the input side of the designed floating point adder module to improve the overall design. The modules are written using very high speed integrated circuit (VHSIC) Hardware Description Language (VHDL), and are then synthesized for Xilinx vertex E FPGA using Xilinx Integrated Software Environment (ISE) design suite 10.1.

Keywords: Floating point arithmetic, single precision, IEEE 754 format, VHDL, Xilinx

Edition: Volume 4 Issue 3, March 2015

Pages: 1847 - 1851

Share this Article

How to Cite this Article?

Abhishek Kumar, Mayur S. Dhait, "Review on Floating Point Adder and Converter Units Using VHDL", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=SUB152487, Volume 4 Issue 3, March 2015, 1847 - 1851

79 PDF Views | 69 PDF Downloads

Download Article PDF



Similar Articles with Keyword 'Floating point arithmetic'

Review Papers, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014

Pages: 1378 - 1381

Design and Analysis of Double Precision Floating Point Division Operator Based on CORDIC Algorithm

Chetan Dudhagave, Hari Krishna Moorthy

Share this Article

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 3, March 2015

Pages: 1847 - 1851

Review on Floating Point Adder and Converter Units Using VHDL

Abhishek Kumar, Mayur S. Dhait

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 11, November 2015

Pages: 344 - 347

Area Optimized Double Precision IEEE Floating Point Adder

Elizabeth Joseph Mattam, Deepa Balakrishnan

Share this Article

Survey Paper, Electronics & Communication Engineering, India, Volume 4 Issue 12, December 2015

Pages: 496 - 498

Improved Architectures for Fused Floating Point Add-Subtract Unit

Pooja Potdar, S. S. Tamboli

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 2 Issue 3, March 2013

Pages: 190 - 193

Design of IEEE - 754 Floating point Arithmetic Processor

J. Laxmi, R. Ramprakash

Share this Article

Similar Articles with Keyword 'single precision'

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 3, March 2015

Pages: 1847 - 1851

Review on Floating Point Adder and Converter Units Using VHDL

Abhishek Kumar, Mayur S. Dhait

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 2 Issue 3, March 2013

Pages: 190 - 193

Design of IEEE - 754 Floating point Arithmetic Processor

J. Laxmi, R. Ramprakash

Share this Article

Similar Articles with Keyword 'VHDL'

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 11, November 2016

Pages: 422 - 426

An Segmentation Under Connected Components Based on Watershed Algorithm Using FPGA Processor

R. Kiruthikaa, S. Salaiselvapathy

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 2 Issue 7, July 2013

Pages: 264 - 267

Implementation of an Arithmetic Logic Unit using Area Efficient Carry Look-Ahead Adder and Booth's Multiplier

Sarwagya Chaudhary

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 779 - 782

High Speed Advanced Encryption Standard Using Pipelining

Mradul Upadhyay, Utsav Malviya

Share this Article

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 169 - 171

A Review: Design and Simulation of Binary Floating Point Multiplier Using VHDL

Ujjwala V. Chaudhari, Prof A. P. Dhande

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 1, January 2016

Pages: 1057 - 1059

8 Bit Instructional Processor Performing ALU Operations using FPGA

Nikita V. Nandanwar, A. B. Diggikar

Share this Article

Similar Articles with Keyword 'Xilinx'

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 3, March 2014

Pages: 108 - 112

Design and Simulation of Four Stage Pipelining Architecture Using the Verilog

Rakesh M. R

Share this Article

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1862 - 1867

FPGA Based Architecture for High Performance SRAM Based TCAM for Search Operations

Lekshmipriya S., Suby Varghese

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 779 - 782

High Speed Advanced Encryption Standard Using Pipelining

Mradul Upadhyay, Utsav Malviya

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 9, September 2015

Pages: 1325 - 1327

A Low Power Highly Applicable Approach for Caches Based on STT-RAM Technology

Neethu Anna Sabu, Sreeja K. A.

Share this Article

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 169 - 171

A Review: Design and Simulation of Binary Floating Point Multiplier Using VHDL

Ujjwala V. Chaudhari, Prof A. P. Dhande

Share this Article
Top