International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Most Trusted Research Journal Since Year 2012

ISSN: 2319-7064



Case Studies | Electronics & Communication Engineering | India | Volume 4 Issue 3, March 2015

Assertion-Based Formal Verification of CPU-Cache Crossbar of OpenSPARC T1 Processor

P. Vishnu Vardhan Reddy, Rajendra M. Patrikar

Functional verification of complex designs, such as multi-core processors, is a challenging task in the entire verification cycle, because bugs which are not uncovered during this phase will carry on to the later design stages. The cost of fixing bugs is very high at later stages as compared to fixing them at the RTL implementation phase. Conventional verification methods like coverage-driven simulation techniques may not be able to uncover all the bugs due to their inability to exercise corner-case scenarios in a design. Formal methods like theorem proving, assertion-based verification are exhaustive and detect all corner-case bugs. This paper proposes an assertion-based formal approach for the verification of the CPU-Cache Crossbar module of the SPARC T1 processor, whose behavior is characterized by complex request patterns originating from the multiple cores to access shared resources such as the Level 2 cache memory banks, floating-point unit, and I/O Bridge ideal candidates for an assertion based formal verification approach.

Keywords: Arbiter, assertion-based verification, formal verification, multi-core processor

Edition: Volume 4 Issue 3, March 2015

Pages: 1803 - 1806


How to Cite this Article?

P. Vishnu Vardhan Reddy, Rajendra M. Patrikar, "Assertion-Based Formal Verification of CPU-Cache Crossbar of OpenSPARC T1 Processor", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=SUB152403, Volume 4 Issue 3, March 2015, 1803 - 1806

29 PDF Views | 25 PDF Downloads

Download Article PDF



Similar Articles with Keyword 'Arbiter'

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 866 - 868

Design and Implementation of Efficient FSM for AHB Master and Arbiter

Muzammel Hoque, Owais Shah

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015

Pages: 2517 - 2520

Communication between Multiple Resources Using Arbiter Design

Shital S. Horte, Dr. D. V. Padole

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 1297 - 1302

Design and Implementation of Efficient FSM for AHB Master and Arbiter

Muzammel Hoque, Owais Shah

Share this article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 10, October 2015

Pages: 923 - 928

A Modified NoC Router Architecture with Fixed Priority Arbiter

Surumi Ansari, Suranya G

Share this article

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 3, March 2015

Pages: 1803 - 1806

Assertion-Based Formal Verification of CPU-Cache Crossbar of OpenSPARC T1 Processor

P. Vishnu Vardhan Reddy, Rajendra M. Patrikar

Share this article



Similar Articles with Keyword 'formal verification'

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 3, March 2015

Pages: 2466 - 2468

Review on Hardware-in-Loop Simulation used to Advance Design Efficiency and Test Competency

Prajakta Patil, Snehal Bhosale

Share this article

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 3, March 2015

Pages: 1803 - 1806

Assertion-Based Formal Verification of CPU-Cache Crossbar of OpenSPARC T1 Processor

P. Vishnu Vardhan Reddy, Rajendra M. Patrikar

Share this article



Similar Articles with Keyword 'multi-core processor'

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 3, March 2015

Pages: 1803 - 1806

Assertion-Based Formal Verification of CPU-Cache Crossbar of OpenSPARC T1 Processor

P. Vishnu Vardhan Reddy, Rajendra M. Patrikar

Share this article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 2425 - 2430

Implementation of Core-Lock Mechanism as A Data Synchronization Method in Embedded Multi-Core Systems

Megha.S, Dr C R Byrareddy

Share this article
Top