International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Most Trusted Research Journal Since Year 2012

ISSN: 2319-7064



Review Papers | Electronics & Communication Engineering | India | Volume 4 Issue 3, March 2015

Reed Solomon Decoder with Parallel Syndrome Computation on FPGA: A Review

Saroj Bakale, Dhananjay Dabhade

-In wireless, satellite, and space communication systems, reducing error rate is critical. High bit error rates of the wireless communication system require employing various coding methods on the data transferred. Channel coding for error detection and correction helps the communication system designers to reduce the effects of a noisy transmission channel. The purpose of this paper is to study and investigate the performance of Reed-Solomon decoder that is used to decode the data stream in digital communication. In this paper, the proposed work is to implement the decoder of Reed-Solomon (RS) coding scheme on the platform of VHDL using algorithm. Implementation will be done on VLSI Hardware Description Language (VHDL) and results can be seen on Field Programmable Gate Array (FPGA). This paper reviews the Reed Solomon decoder performance over Xilinx package.

Keywords: Reed Solomon RS, Galois Field, Generator polynomial, Syndrome calculator, Berlekamp-Massey, Chain search, VHDL, FPGA

Edition: Volume 4 Issue 3, March 2015

Pages: 1131 - 1134


How to Cite this Article?

Saroj Bakale, Dhananjay Dabhade, "Reed Solomon Decoder with Parallel Syndrome Computation on FPGA: A Review", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=SUB152193, Volume 4 Issue 3, March 2015, 1131 - 1134

24 PDF Views | 23 PDF Downloads

Download Article PDF



Similar Articles with Keyword 'Galois Field'

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 3, March 2015

Pages: 1131 - 1134

Reed Solomon Decoder with Parallel Syndrome Computation on FPGA: A Review

Saroj Bakale, Dhananjay Dabhade

Share this article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 779 - 782

High Speed Advanced Encryption Standard Using Pipelining

Mradul Upadhyay, Utsav Malviya

Share this article



Similar Articles with Keyword 'VHDL'

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 1603 - 1606

Convolutional Encoder

Mohini Lade, Dr. N. N. Mhala, Prof. S. M. Sakhare

Share this article

Research Paper, Electronics & Communication Engineering, Egypt, Volume 5 Issue 4, April 2016

Pages: 2089 - 2093

Design of Switched Resistor ?? ADC Using VHDL-AMS Tool

Ahmed Osman Hamaad, Mohyldin A. Abo-Elsoud, A. M. Abo-Talib

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 8, August 2014

Pages: 1933 - 1935

Efficient design for VLSI Architecture using OFDM

Lalit Mishra, Chandrakant Mishra, Sweta Singh

Share this article

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 3, March 2015

Pages: 1131 - 1134

Reed Solomon Decoder with Parallel Syndrome Computation on FPGA: A Review

Saroj Bakale, Dhananjay Dabhade

Share this article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 3221 - 3230

Implementation of RSA Cryptosystem Using Ancient Indian Vedic Mathematics

Shahina M. Salim, Sonal A. Lakhotiya

Share this article



Similar Articles with Keyword 'FPGA'

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1862 - 1867

FPGA Based Architecture for High Performance SRAM Based TCAM for Search Operations

Lekshmipriya S., Suby Varghese

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 8, August 2014

Pages: 1753 - 1758

Efficient Pipelined FPGA Implementation of Steerable Gaussian Smoothing Filter

Shraddha Barbole, Dr. Sanjeevani Shah

Share this article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015

Pages: 1846 - 1849

Design of E2 Framer and Deframer

C. Sudhakar, Sri M. Madhu Babu

Share this article

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1937 - 1941

Re-Configurable Built In Self Repair scheme in Ram for Yield Improvement

Tessy M John, Dhanya Oommen

Share this article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 10, October 2015

Pages: 1064 - 1068

A Novel Architecture for High Quality Random Number Generation based on Enhanced WELL Method

Harigovind, Vinoj P.G.

Share this article
Top