International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Since Year 2012 | Open Access | Fully Refereed | Peer Reviewed

ISSN: 2319-7064




Downloads: 114

Review Papers | Electronics & Communication Engineering | India | Volume 4 Issue 3, March 2015


Reed Solomon Decoder with Parallel Syndrome Computation on FPGA: A Review

Saroj Bakale | Dhananjay Dabhade


Abstract: -In wireless, satellite, and space communication systems, reducing error rate is critical. High bit error rates of the wireless communication system require employing various coding methods on the data transferred. Channel coding for error detection and correction helps the communication system designers to reduce the effects of a noisy transmission channel. The purpose of this paper is to study and investigate the performance of Reed-Solomon decoder that is used to decode the data stream in digital communication. In this paper, the proposed work is to implement the decoder of Reed-Solomon (RS) coding scheme on the platform of VHDL using algorithm. Implementation will be done on VLSI Hardware Description Language (VHDL) and results can be seen on Field Programmable Gate Array (FPGA). This paper reviews the Reed Solomon decoder performance over Xilinx package.


Keywords: Reed Solomon RS, Galois Field, Generator polynomial, Syndrome calculator, Berlekamp-Massey, Chain search, VHDL, FPGA


Edition: Volume 4 Issue 3, March 2015,


Pages: 1131 - 1134

Reed Solomon Decoder with Parallel Syndrome Computation on FPGA: A Review


How to Cite this Article?

Saroj Bakale, Dhananjay Dabhade, "Reed Solomon Decoder with Parallel Syndrome Computation on FPGA: A Review", International Journal of Science and Research (IJSR), https://www.ijsr.net/get_abstract.php?paper_id=SUB152193, Volume 4 Issue 3, March 2015, 1131 - 1134, #ijsrnet

How to Share this Article?

Enter Your Email Address




Similar Articles with Keyword 'Galois Field'

Downloads: 3 | Weekly Hits: ⮙3 | Monthly Hits: ⮙3

Research Paper, Electronics & Communication Engineering, India, Volume 11 Issue 4, April 2022

Pages: 1295 - 1299

Implementation of Elliptic Curve Cryptography Processor for FPGA Applications

Ch. Venkateswarlu | Nirmala Teegala

Share this Article

Downloads: 105

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 779 - 782

High Speed Advanced Encryption Standard Using Pipelining

Mradul Upadhyay | Utsav Malviya

Share this Article


Top