International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Since Year 2012 | Open Access | Fully Refereed | Peer Reviewed

ISSN: 2319-7064




Downloads: 122

Research Paper | Electronics & Communication Engineering | India | Volume 4 Issue 3, March 2015


Design and Optimization of LDO Regulator with MTCMOS Techniques

S. Bharathi [3] | M. C. Sathiya [2]


Abstract: Advances in VLSI technology changed that to allow the creation of System-on-Chip (SoC) devices that integrated those discrete components on a single chip. The most obvious driver for low-power environments leads to increase the demand for battery operated application. Highly accurate Low Drop-Out (LDO) regulators in power supply ICs are typically under 500mA, and frequently used in a wide range of electronic products. LDOs provide a power management solution and satisfying their needs like low power, space-conscious design etc. The main characteristic of the LDO regulator design is to minimize the quiescent current and dropout voltage so as to provide high efficiency. The proposed LDO regulator uses ultra-low quiescent class-AB error amplifier (ERR AMP) and a slew-rate (SR) enhancement circuit to minimize the effect of capacitance and speed up transient response designed in the 180nm technology. The MTCMOS design technique is used to reduce the quiescent current than conventional LDO. It increased the demand for low-cost energy-constrained system applications. The proposed LDO design is simulated by using the cadence analog environment.


Keywords: Power supply IC, Class- AB error amplifier, Low-dropout regulator, Slew rate


Edition: Volume 4 Issue 3, March 2015,


Pages: 362 - 366


How to Cite this Article?

S. Bharathi, M. C. Sathiya, "Design and Optimization of LDO Regulator with MTCMOS Techniques", International Journal of Science and Research (IJSR), Volume 4 Issue 3, March 2015, pp. 362-366, https://www.ijsr.net/get_abstract.php?paper_id=SUB151997

How to Share this Article?

Enter Your Email Address




Similar Articles with Keyword 'Slew rate'

Downloads: 111

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 6, June 2016

Pages: 1765 - 1767

Low Area, Low Power and Wide Bandwidth Operational Amplifier by 130nm CMOS Technology

Chintan Suman Verma | Dr. R. H. Talwekar

Share this Article

Downloads: 114

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 8, August 2014

Pages: 868 - 872

Study and Analysis of Small Signal Parameters, Slew Rate and Power Dissipation of Bipolar Junction Transistor and Complementary MOS Amplifiers With and Without Negative Feedback Using T-Spice

Kumar Rishi | Nidhi Goyal [3]

Share this Article


Top