M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 4 Issue 2, February 2015
Design and Implementation of 64-Bit Multiplier Using CLAA and CSLA
Shaik Meerabi, Krishna Prasad Satamraju
This paper deals with comparative study of the Carry Look-Ahead Adder (CLAA) based 64-bit unsigned integer multiplier and Carry Select Adder (CSLA) based 64-bit unsigned integer multiplier. Multiplication is a fundamental operation in most of the signal processing algorithms. Multipliers occupy large area, long latency and consume considerable power. Therefore there is a need for designing a multiplier that consumes less power. Moreover the digital systems efficiency is generally determined by the performance of the multiplier because the multiplier is generally the slowest element in the system, and consumes more area. Hence, optimizing the speed, area and delay of the multiplier is a major design issue. Carry Select Adder (CSLA) is one of the fastest adders used in many applications to perform fast arithmetic functions. From the structure CSLA there is a scope for reducing area and delay by using Common Boolean Logic (CBL). This work evaluates the performance of the proposed designs in terms of area, delay, and power. The power dissipation is same for both CLAA based multiplier and CSLA based multiplier. But the area delay product of modified CSLA based multiplier is reduced to 6 % when compared to CLAA based multiplier. These multipliers are simulated and synthesized using Modelsim6.4b and Xilinx 10.1.
Keywords: CLAA, CSLA, CBL, Delay, Area
Edition: Volume 4 Issue 2, February 2015
Pages: 2242 - 2245
How to Cite this Article?
Shaik Meerabi, Krishna Prasad Satamraju, "Design and Implementation of 64-Bit Multiplier Using CLAA and CSLA", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=SUB151712, Volume 4 Issue 2, February 2015, 2242 - 2245
27 PDF Views | 30 PDF Downloads
Similar Articles with Keyword 'CSLA'
A Hierarchical Design of High Performance Carry Select Adder Using Reversible Logic
Amol D. Rewatkar, R. N. Mandavgane, S. R. Vaidya
Area Efficient architecture for 64 bit CSLA using Sum and Carry Generation Unit
Mahadev Bobade, M. N. Kakatkar
Low Power and Area Efficient Carry Select Adder Using D-Flip Flop
S. Muminthaj, S. Kayalvizhi, K. Sangeetha
An Efficient Architecture of Carry Select Adder Using Logic Formulation
Kaveri.N, Senthil Kumar.P
High Speed Vedic Multiplier Design Based On CSLA
Sijo Mathew, S. Chinnapparaj, Dr. D. Somasundareswari
Similar Articles with Keyword 'Delay'
A Lightweight & Novel Approach for In-Network Aggregation in Wireless Sensor Networks
Sneha Gurnale, P. Malathi
An Efficient Implementation of the LMS Adaptive Algorithm
Sampath Kumar Dara, Kaparthy Uday
Analysis of Modified Hybrid Full Adder with High Speed
Jigyasa, Kumar Saurabh
Comparison of Variations in Performance of a WSN with Respect to Increasing Node Complexity under DOS Attack and Its Prevention
Shagun Chaudhary, Nitin Kumar
Analysis of Design of Schmitt Trigger Based SRAM Cell Using a Novel Power Reduction Technique
J. Madhuri, S. Anitha
Similar Articles with Keyword 'Area'
Quality of Service of Mobile Radio Network
Shadwan khatim Osman Abdelrahman, Dr. Amin Babiker A/nabi Mustafa
Rotation and Scale Invariant Intrusion Detection for Security Systems
Rupali N. Wadekar, Dr. M. S. Nagmode
Fast Scene Text Detection with DWT Based Edge Enhancement
Femina Mohammed P, Priya K. P.
Robust Recovery of Data in Multiple Sink Wireless Sensor Network
Jyothi.K, Sridhar K
Speech Signal Processing for Speaker Recognition
Yudhvir Singh Sidhu, Rupinder Kaur