M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 4 Issue 2, February 2015
Design and Implementation of 64-Bit Multiplier Using CLAA and CSLA
Shaik Meerabi, Krishna Prasad Satamraju
This paper deals with comparative study of the Carry Look-Ahead Adder (CLAA) based 64-bit unsigned integer multiplier and Carry Select Adder (CSLA) based 64-bit unsigned integer multiplier. Multiplication is a fundamental operation in most of the signal processing algorithms. Multipliers occupy large area, long latency and consume considerable power. Therefore there is a need for designing a multiplier that consumes less power. Moreover the digital systems efficiency is generally determined by the performance of the multiplier because the multiplier is generally the slowest element in the system, and consumes more area. Hence, optimizing the speed, area and delay of the multiplier is a major design issue. Carry Select Adder (CSLA) is one of the fastest adders used in many applications to perform fast arithmetic functions. From the structure CSLA there is a scope for reducing area and delay by using Common Boolean Logic (CBL). This work evaluates the performance of the proposed designs in terms of area, delay, and power. The power dissipation is same for both CLAA based multiplier and CSLA based multiplier. But the area delay product of modified CSLA based multiplier is reduced to 6 % when compared to CLAA based multiplier. These multipliers are simulated and synthesized using Modelsim6.4b and Xilinx 10.1.
Keywords: CLAA, CSLA, CBL, Delay, Area
Edition: Volume 4 Issue 2, February 2015
Pages: 2242 - 2245
How to Cite this Article?
Shaik Meerabi, Krishna Prasad Satamraju, "Design and Implementation of 64-Bit Multiplier Using CLAA and CSLA", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=SUB151712, Volume 4 Issue 2, February 2015, 2242 - 2245
98 PDF Views | 82 PDF Downloads
Similar Articles with Keyword 'CSLA'
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015
Pages: 2242 - 2245Design and Implementation of 64-Bit Multiplier Using CLAA and CSLA
Shaik Meerabi, Krishna Prasad Satamraju
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015
Pages: 2997 - 3000Area Efficient architecture for 64 bit CSLA using Sum and Carry Generation Unit
Mahadev Bobade, M. N. Kakatkar
Research Paper, Electronics & Communication Engineering, India, Volume 8 Issue 11, November 2019
Pages: 964 - 967Low Power and Area Efficient Carry Select Adder Using D-Flip Flop
S. Muminthaj, S. Kayalvizhi, K. Sangeetha
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015
Pages: 222 - 226Area-Delay-Power Efficient Carry-Select Adder
Shruthi Nataraj, Karthik.L
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015
Pages: 1068 - 1072High Speed Vedic Multiplier Design Based On CSLA
Sijo Mathew, S. Chinnapparaj, Dr. D. Somasundareswari
Similar Articles with Keyword 'Delay'
Masters Thesis, Electronics & Communication Engineering, India, Volume 9 Issue 12, December 2020
Pages: 1042 - 1046Renovated 32 Bit ALU Using Hybrid Techniques
Manju Davis, Uma N
Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015
Pages: 2536 - 2541A Review on Spectrum Mobility for Cognitive Radio Networks
Anuj Thakur, Ratish Kumar
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 9, September 2015
Pages: 257 - 260Low Phase Noise Ring Oscillator Using Current Steering Technique
G. Gopal, Sri M. Madhusudhan Reddy
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 5 Issue 5, May 2016
Pages: 2437 - 2439IPv6 Performance Analysis Based on Protocol and Tunnel Transition
A. Rajkumar, G. Kannan
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015
Pages: 878 - 884ASIC Architectures for Implementing ECC Arithmetic over Finite Fields
Hemanth Ravindra, Jalaja S
Similar Articles with Keyword 'Area'
Research Paper, Electronics & Communication Engineering, Cameroon, Volume 8 Issue 5, May 2019
Pages: 1419 - 1427Planning and Optimization Approach using Genetic Algorithms of a New Generation Cellular Network Capitalizing on the Existing Sites
Raphael Nlend, Emmanuel Tonye
Masters Thesis, Electronics & Communication Engineering, India, Volume 9 Issue 12, December 2020
Pages: 1042 - 1046Renovated 32 Bit ALU Using Hybrid Techniques
Manju Davis, Uma N
Research Paper, Electronics & Communication Engineering, India, Volume 9 Issue 10, October 2020
Pages: 662 - 664Vehicle Parking System
Hira Showkat Kanth, Guru Parshad Panchal, Dr. Rajesh Gargi
Research Paper, Electronics & Communication Engineering, India, Volume 2 Issue 7, July 2013
Pages: 264 - 267Implementation of an Arithmetic Logic Unit using Area Efficient Carry Look-Ahead Adder and Booths Multiplier
Sarwagya Chaudhary
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014
Pages: 779 - 782High Speed Advanced Encryption Standard Using Pipelining
Mradul Upadhyay, Utsav Malviya