Downloads: 106
M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 4 Issue 2, February 2015
Design and Implementation of 64-Bit Multiplier Using CLAA and CSLA
Shaik Meerabi, Krishna Prasad Satamraju
This paper deals with comparative study of the Carry Look-Ahead Adder (CLAA) based 64-bit unsigned integer multiplier and Carry Select Adder (CSLA) based 64-bit unsigned integer multiplier. Multiplication is a fundamental operation in most of the signal processing algorithms. Multipliers occupy large area, long latency and consume considerable power. Therefore there is a need for designing a multiplier that consumes less power. Moreover the digital systems efficiency is generally determined by the performance of the multiplier because the multiplier is generally the slowest element in the system, and consumes more area. Hence, optimizing the speed, area and delay of the multiplier is a major design issue. Carry Select Adder (CSLA) is one of the fastest adders used in many applications to perform fast arithmetic functions. From the structure CSLA there is a scope for reducing area and delay by using Common Boolean Logic (CBL). This work evaluates the performance of the proposed designs in terms of area, delay, and power. The power dissipation is same for both CLAA based multiplier and CSLA based multiplier. But the area delay product of modified CSLA based multiplier is reduced to 6 % when compared to CLAA based multiplier. These multipliers are simulated and synthesized using Modelsim6.4b and Xilinx 10.1.
Keywords: CLAA, CSLA, CBL, Delay, Area
Edition: Volume 4 Issue 2, February 2015
Pages: 2242 - 2245
How to Cite this Article?
Shaik Meerabi, Krishna Prasad Satamraju, "Design and Implementation of 64-Bit Multiplier Using CLAA and CSLA", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=SUB151712, Volume 4 Issue 2, February 2015, 2242 - 2245
Similar Articles with Keyword 'CSLA'
Downloads: 106
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015
Pages: 2242 - 2245Design and Implementation of 64-Bit Multiplier Using CLAA and CSLA
Shaik Meerabi, Krishna Prasad Satamraju
Downloads: 112
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015
Pages: 2997 - 3000Area Efficient architecture for 64 bit CSLA using Sum and Carry Generation Unit
Mahadev Bobade, M. N. Kakatkar
Downloads: 114
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015
Pages: 2737 - 2741A Hierarchical Design of High Performance Carry Select Adder Using Reversible Logic
Amol D. Rewatkar, R. N. Mandavgane, S. R. Vaidya
Downloads: 115 | Monthly Hits: ⮙12
Research Paper, Electronics & Communication Engineering, India, Volume 8 Issue 11, November 2019
Pages: 964 - 967Low Power and Area Efficient Carry Select Adder Using D-Flip Flop
S. Muminthaj, S. Kayalvizhi, K. Sangeetha
Downloads: 116 | Weekly Hits: ⮙1 | Monthly Hits: ⮙7
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 11, November 2015
Pages: 344 - 347Area Optimized Double Precision IEEE Floating Point Adder
Elizabeth Joseph Mattam, Deepa Balakrishnan
Similar Articles with Keyword 'Delay'
Downloads: 60
Masters Thesis, Electronics & Communication Engineering, India, Volume 9 Issue 12, December 2020
Pages: 1042 - 1046Renovated 32 Bit ALU Using Hybrid Techniques
Manju Davis, Uma N
Downloads: 98 | Weekly Hits: ⮙2 | Monthly Hits: ⮙8
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015
Pages: 3033 - 3036FIR Interpolation Filter for Multi-Standard Digital Up Converter Using FPGA
Chaithra M. R., Yashwanth N
Downloads: 100
Research Paper, Electronics & Communication Engineering, Sudan, Volume 4 Issue 8, August 2015
Pages: 1277 - 1279Wi-Fi 802.11g VS Wi-Fi 802.11n: Comparative study from a QOS Point of View
Eng Tagwa Mohammed Hamoda, Dr Amin Babiker A/Nabi Mustafa
Downloads: 101
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015
Pages: 1631 - 1635Energy Efficient Cooperative Relay Network Design
Azhar Hussain Khan, G. Prapulla
Downloads: 101
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015
Pages: 1180 - 1185A Fast-Locking All-Digital Deskew Buffer with DCC using Digital-Controlled Delay Line
A.Ashwini, H. Shravan Kumar
Similar Articles with Keyword 'Area'
Downloads: 151 | Weekly Hits: ⮙5 | Monthly Hits: ⮙12
Research Paper, Electronics & Communication Engineering, Cameroon, Volume 8 Issue 5, May 2019
Pages: 1419 - 1427Planning and Optimization Approach using Genetic Algorithms of a New Generation Cellular Network Capitalizing on the Existing Sites
Raphael Nlend, Emmanuel Tonye
Downloads: 34 | Monthly Hits: ⮙7
Survey Paper, Electronics & Communication Engineering, India, Volume 10 Issue 3, March 2021
Pages: 670 - 674Survey of Seamless Vertical Handoff Schemes for WiFi/WiMAX Heterogeneous Network
Ajmal Mohammed V M, Prapu Premanath, Lalji Cyriac
Downloads: 60
Masters Thesis, Electronics & Communication Engineering, India, Volume 9 Issue 12, December 2020
Pages: 1042 - 1046Renovated 32 Bit ALU Using Hybrid Techniques
Manju Davis, Uma N
Downloads: 76
Research Paper, Electronics & Communication Engineering, India, Volume 9 Issue 10, October 2020
Pages: 662 - 664Vehicle Parking System
Hira Showkat Kanth, Guru Parshad Panchal, Dr. Rajesh Gargi
Downloads: 99
Research Paper, Electronics & Communication Engineering, India, Volume 6 Issue 2, February 2017
Pages: 2002 - 2006Text-Dependent Speaker Identification and Verification Using Hindi Database in Adverse Acoustic Condition
Shrikant Upadhyay, Sudhir Kumar Sharma, Pawan Kumar, Aditi Upadhyay