International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Since Year 2012 | Open Access | Double Blind Reviewed

ISSN: 2319-7064


Downloads: 114

Case Studies | Electronics & Communication Engineering | India | Volume 4 Issue 2, February 2015


Low Power Variable Latency Multiplier With AH Logic

Roobitha Nujum | Jini Cheriyan [3]


Abstract: Low power design has been an important part in VLSI system design. Digital multipliers are most critical functional units of digital filters. The overall performance of digital filters depends on the throughput of multiplier design. Aging problem of transistors has a significant effect on performance of these systems and in long term, the system may fail due to delay problems. Aging effect can be reduced by using over-design approaches, but these approaches leads to area, power inefficiency. Moreover, timing violations occur when fixed latency designs are used. Hence to reduce timing violations and to ensure reliable operation under aging effect, low power variable latency multiplier with adaptive hold logic is used. This multiplier design can be applied to digital filter so as to enhance its performance. The VHDL language is used for coding, synthesis was done by using Xilinx ISE and simulated by using Model-Sim.


Keywords: Adaptive Hold Logic AHL, Bypassing Technique, Negative -Bias Temperature Instability NBTI, Variable latency, FIR Filter Design


Edition: Volume 4 Issue 2, February 2015,


Pages: 1779 - 1783


How to Download this Article?

You Need to Register Your Email Address Before You Can Download the Article PDF


How to Cite this Article?

Roobitha Nujum, Jini Cheriyan, "Low Power Variable Latency Multiplier With AH Logic", International Journal of Science and Research (IJSR), Volume 4 Issue 2, February 2015, pp. 1779-1783, https://www.ijsr.net/get_abstract.php?paper_id=SUB151615

Similar Articles with Keyword 'Variable latency'

Downloads: 113

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 5, May 2016

Pages: 1346 - 1349

Razor Based Low-Power Multiplier with Variable Latency Design

Sagar Latti | T C Thanuja [2]

Share this Article

Downloads: 128

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 5 Issue 1, January 2016

Pages: 751 - 755

Implementation of Error Detection Network in High- Speed Variable Latency Speculative Han-Carlson Adder

C. Dhanalakshmi | C. Manjula [3]

Share this Article
Top