Low Power Variable Latency Multiplier With AH Logic
International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Open Access | Fully Refereed | Peer Reviewed International Journal

ISSN: 2319-7064



Downloads: 113 | Weekly Hits: ⮙1 | Monthly Hits: ⮙13

Case Studies | Electronics & Communication Engineering | India | Volume 4 Issue 2, February 2015

Low Power Variable Latency Multiplier With AH Logic

Roobitha Nujum, Jini Cheriyan

Low power design has been an important part in VLSI system design. Digital multipliers are most critical functional units of digital filters. The overall performance of digital filters depends on the throughput of multiplier design. Aging problem of transistors has a significant effect on performance of these systems and in long term, the system may fail due to delay problems. Aging effect can be reduced by using over-design approaches, but these approaches leads to area, power inefficiency. Moreover, timing violations occur when fixed latency designs are used. Hence to reduce timing violations and to ensure reliable operation under aging effect, low power variable latency multiplier with adaptive hold logic is used. This multiplier design can be applied to digital filter so as to enhance its performance. The VHDL language is used for coding, synthesis was done by using Xilinx ISE and simulated by using Model-Sim.

Keywords: Adaptive Hold Logic AHL, Bypassing Technique, Negative -Bias Temperature Instability NBTI, Variable latency, FIR Filter Design

Edition: Volume 4 Issue 2, February 2015

Pages: 1779 - 1783

Share this Article

How to Cite this Article?

Roobitha Nujum, Jini Cheriyan, "Low Power Variable Latency Multiplier With AH Logic", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=SUB151615, Volume 4 Issue 2, February 2015, 1779 - 1783

Enter Your Registered Email Address





Similar Articles with Keyword 'Variable latency'

Downloads: 112 | Weekly Hits: ⮙1 | Monthly Hits: ⮙8

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 5, May 2016

Pages: 1346 - 1349

Razor Based Low-Power Multiplier with Variable Latency Design

Sagar Latti, T C Thanuja

Share this Article

Downloads: 113 | Weekly Hits: ⮙1 | Monthly Hits: ⮙13

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1779 - 1783

Low Power Variable Latency Multiplier With AH Logic

Roobitha Nujum, Jini Cheriyan

Share this Article

Downloads: 128 | Weekly Hits: ⮙4 | Monthly Hits: ⮙12

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 5 Issue 1, January 2016

Pages: 751 - 755

Implementation of Error Detection Network in High- Speed Variable Latency Speculative Han-Carlson Adder

C. Dhanalakshmi, C. Manjula

Share this Article

Downloads: 138 | Weekly Hits: ⮙6 | Monthly Hits: ⮙14

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 5 Issue 3, March 2016

Pages: 329 - 333

An Optimized Design of High-Speed and Energy-Efficient Carry Skip Adder with Variable Latency Extension

Monisha.T.S, Senthil Prakash.K

Share this Article

Similar Articles with Keyword 'FIR Filter Design'

Downloads: 113 | Weekly Hits: ⮙4

Dissertation Chapters, Electronics & Communication Engineering, India, Volume 3 Issue 12, December 2014

Pages: 288 - 292

An Opposition based Harmony Search Approach for Performance Improvement in Linear FIR Filter Design

Dharmendra, Nitin Jain

Share this Article

Downloads: 113 | Weekly Hits: ⮙1 | Monthly Hits: ⮙13

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1779 - 1783

Low Power Variable Latency Multiplier With AH Logic

Roobitha Nujum, Jini Cheriyan

Share this Article

Downloads: 131 | Monthly Hits: ⮙10

Research Paper, Electronics & Communication Engineering, India, Volume 2 Issue 7, July 2013

Pages: 109 - 111

Finite Impulse Response (FIR) Filter Design using Canonical Signed Digits (CSD)

Anshika Rajolia, Maninder Kaur

Share this Article

Downloads: 131 | Weekly Hits: ⮙2

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 6 Issue 4, April 2017

Pages: 952 - 956

FIR Filter Design Based on CSD and MSD Concepts for Fixed Applications

Raseena.K.A, Vincy Mathew

Share this Article



Top