International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Most Trusted Research Journal Since Year 2012

ISSN: 2319-7064



Case Studies | Electronics & Communication Engineering | India | Volume 4 Issue 2, February 2015

Re-Configurable Built In Self Repair scheme in Ram for Yield Improvement

Tessy M John, Dhanya Oommen

The usage of embedded memories is more than half of the die area for a typical system on chip (SOC). Due to the complexity of memory architectures, the possibility of occuring manufacturing defects is more. Hence memory testing is at high risk. Built In Self Test (BIST) has been proven to be most costeffective and widely used solutions for memory testing. It is a mechanism that allows a machine or a circuit to test itself. BIST module consist of a test pattern generator, circuit under test and a response analyzer. The generated test patterns are applied to circuit under test and the test response is evaluated by an output response analyzer. From the output of output response analyzer, the faulty circuit can be detected. The faults detected during testing is repaired using a suitable repairing method. Built In Self Repair (BISR) techniques are widely used for repairing embedded memories. The earlier repairing methods have low repair rate and takes lot of time to repair. BISR technique is used to reduce repair time and to increase the repair rate. The design architecture is Simulated using ModelSim and Xilinx ISE 13.1 tools. Most of the repairing are based on allocating some redundancy to memory elements. For allocating redundancy, redundancy analysis is necessary. An efficient redundancy analysis method called Re-Configurable Built In Redundancy Analysis is used to improve repair rate and to reduce repair time.

Keywords: BIST, BISR, FPGA, BIRA

Edition: Volume 4 Issue 2, February 2015

Pages: 1937 - 1941

Share this Article

How to Cite this Article?

Tessy M John, Dhanya Oommen, "Re-Configurable Built In Self Repair scheme in Ram for Yield Improvement", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=SUB151604, Volume 4 Issue 2, February 2015, 1937 - 1941

33 PDF Views | 30 PDF Downloads

Download Article PDF

Similar Articles with Keyword 'BIST'

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 2561 - 2564

Statistical Simulation for BIST Architecture using Cognitive Principles

Shradha Khemka

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 5 Issue 5, May 2016

Pages: 2286 - 2288

Realization of Programmable PRPG with Enhanced Fault Coverage Gradient

Lakshmi Asokan, Jeena Maria Cherian

Share this Article

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1937 - 1941

Re-Configurable Built In Self Repair scheme in Ram for Yield Improvement

Tessy M John, Dhanya Oommen

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 9, September 2014

Pages: 563 - 567

VLSI Implementation of Parallel Prefix Subtractor using Modified 2?s Complement Technique and BIST Verification using LFSR Technique

Malti Kumari, Vipin Gupta, Gaurav K Jindal

Share this Article

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 12, December 2015

Pages: 1294 - 1297

Weighted Random Pattern Generator by Using BIST

Rajni Gajendra, Rahul Gedam

Share this Article

Similar Articles with Keyword 'FPGA'

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015

Pages: 1846 - 1849

Design of E2 Framer and Deframer

C. Sudhakar, Sri M. Madhu Babu

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015

Pages: 2430 - 2432

Development of Low Cost Smart Antenna System and its FPGA Implementation

Harshveer Singh Grewal, Paramveer Singh Gill

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015

Pages: 1350 - 1355

Implementation, Simulation and Synthesis of RSA Cryptosystem

Rafeek Alas, Dr. Kiran Bailey

Share this Article

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015

Pages: 1489 - 1492

Review on Design of PWM Controller Using FPGA

Sneha Kirnapure, Vijay R. Wadhankar

Share this Article

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1097 - 1100

FPGA Based Motor Control System Using PID Controller and Sigma-Delta ADC

Renny M. Roy, Indu M. G

Share this Article



Top