International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Most Trusted Research Journal Since Year 2012

ISSN: 2319-7064



Case Studies | Electronics & Communication Engineering | India | Volume 4 Issue 2, February 2015

A Method of Error Detection and Correction Using Euclidean Geometry Low Density Parity Check Codes

Vrinda S Anand, Sukanya Sundaresh

Data transmission is the physical transfer of data over the communication channel. Error correcting coding has become one of the essential part in the modern data transmission and storage systems. During transmission, there is a chance of error affecting on channel. So the error correction codes are used to reduces the number of errors in the channel. Various error correction codes can be used to detect and correct the errors. Low Density Parity Check (LDPC) codes are a class of linear block codes, has the superior performance in error detection and correction. This method presents an error detection and correction method using Euclidean Geometry Low Density Parity Check codes (EG-LDPC) with majority logic decoding. EG-LDPC codes are the class of Low Density Parity Check codes for detecting and correcting the errors. It is based on the bit flipping algorithm. The bit flipping algorithm utilizes the check sum equations in order to detect and correct the errors. The VHDL language is used for coding. Synthesis is done in Xilinx ISE design suite 13.2 and ModelSim 6.3f is used for simulation.

Keywords: Error correction code, Majority logic decoding, LDPC, Euclidean Geometry Low Density Parity Check Codes EG-LDPC, Bit flipping

Edition: Volume 4 Issue 2, February 2015

Pages: 1933 - 1936


How to Cite this Article?

Vrinda S Anand, Sukanya Sundaresh, "A Method of Error Detection and Correction Using Euclidean Geometry Low Density Parity Check Codes", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=SUB151599, Volume 4 Issue 2, February 2015, 1933 - 1936

33 PDF Views | 30 PDF Downloads

Download Article PDF



Similar Articles with Keyword 'Error correction code'

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 9, September 2014

Pages: 1062 - 1066

Detect and Correct Single Event Upset of the AES Algorithm in On Board Satellite

Md. Riyaj, Vipin Gupta

Share this article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 1503 - 1509

Implementation of Decimal Matrix Code For Multiple Cell Upsets in Memory

Shwetha N, Shambhavi S

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 6 Issue 9, September 2017

Pages: 1683 - 1690

FPGA Implementation of LDPC Encoder and Decoder using Bit Flipping Algorithm

B. Sai Reddy, V. Seetha Rama Rao

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 101 - 104

An Efficient Interpolation-Based Chase BCH Decoder

P. V. Raja Reddy, K. Bala Krishna

Share this article

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1933 - 1936

A Method of Error Detection and Correction Using Euclidean Geometry Low Density Parity Check Codes

Vrinda S Anand, Sukanya Sundaresh

Share this article



Similar Articles with Keyword 'Majority logic decoding'

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 3, March 2016

Pages: 2240 - 2243

Implementation of Data Encoding Techniques for Reducing Area, Power Consumption in Network-on-Chip for LDPC Applications

Vijaykumar Jadhav, K. Sujata

Share this article

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1933 - 1936

A Method of Error Detection and Correction Using Euclidean Geometry Low Density Parity Check Codes

Vrinda S Anand, Sukanya Sundaresh

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 6, June 2016

Pages: 1444 - 1446

Detection of Soft Errors in Majority Logic Decoding of Euclidean Geometry Low Density Parity Check (EG-LDPC) Codes

Prashant Puri Goswami, Pankaj M Gulhane

Share this article



Similar Articles with Keyword 'LDPC'

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015

Pages: 907 - 909

Review of PAPR Reduction in Wireless System with PTS Method

Saurabh Gaur, Punit Upmanyu

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 5, May 2014

Pages: 773 - 776

Various Diversity Combining Techniques with LDPC Codes in MIMO-OFDM

Naveen Kumar, Arvinder Pal Singh Kalsi

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 3, March 2016

Pages: 2240 - 2243

Implementation of Data Encoding Techniques for Reducing Area, Power Consumption in Network-on-Chip for LDPC Applications

Vijaykumar Jadhav, K. Sujata

Share this article

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015

Pages: 2689 - 2693

A Review of OFDM in Consideration with WIMAX

Mayank Sonii, Mukesh Patidar

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 12, December 2015

Pages: 1451 - 1453

Hardware Implementation of Min-Sum Decoder for Low Density Parity Check Codes

Mamta Prakash, Girraj Prasad Rathore

Share this article



Similar Articles with Keyword 'Bit flipping'

Research Paper, Electronics & Communication Engineering, India, Volume 6 Issue 9, September 2017

Pages: 1683 - 1690

FPGA Implementation of LDPC Encoder and Decoder using Bit Flipping Algorithm

B. Sai Reddy, V. Seetha Rama Rao

Share this article

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1933 - 1936

A Method of Error Detection and Correction Using Euclidean Geometry Low Density Parity Check Codes

Vrinda S Anand, Sukanya Sundaresh

Share this article
Top