A New Methodology for Error Detection and Correction to Realize Fault Tolerant Memory
International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Open Access | Fully Refereed | Peer Reviewed International Journal

ISSN: 2319-7064



Downloads: 116 | Weekly Hits: ⮙1 | Monthly Hits: ⮙8

Case Studies | Electronics & Communication Engineering | India | Volume 4 Issue 2, February 2015

A New Methodology for Error Detection and Correction to Realize Fault Tolerant Memory

Neethu V, Anju S L

Scaling of CMOS technology to nanoscale increases soft error rate in memory cells. Both single bit upset and Multiple Cell Upsets (MCUs) causes reliability issues in memory applications. Hence to provide fault-tolerant memory cells, Error Correction Codes (ECCs) are used. But these codes require more area, power and higher delay overhead. Thus Matrix Codes (MCs) based on Hamming codes and parity codes are used for detection and correction of multiple errors with less decoding delay. The use of matrix codes is capable of correcting only two errors. Hence to maximize the capability of error detection and correction, Decimal Matrix Code (DMC) based on decimal algorithm is used. This algorithm utilizes decimal integer addition and decimal integer subtraction to detect and correct errors. DMC uses encoder reuse technique for fault tolerant memory protection. The use of this algorithm enables more errors to be detected and corrected by the utilization of large number of redundant bits. Thus the framework can be modified so as to reduce the number of redundant bits by means of using parity matrix codes in which a 32 bit data is divided into 2bits of 16 blocks. Coding can be done by means of VHDL language and ModelSim can be used for simulation.

Keywords: Soft errors, decimal algorithm, syndrome, redundant bit, DMC encoder, DMC decoder

Edition: Volume 4 Issue 2, February 2015

Pages: 1689 - 1694

Share this Article

How to Cite this Article?

Neethu V, Anju S L, "A New Methodology for Error Detection and Correction to Realize Fault Tolerant Memory", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=SUB151571, Volume 4 Issue 2, February 2015, 1689 - 1694

Enter Your Registered Email Address





Similar Articles with Keyword 'Soft errors'

Downloads: 101 | Weekly Hits: ⮙3 | Monthly Hits: ⮙11

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 10, October 2015

Pages: 910 - 914

Enhanced Way Tagged Cache Design Using Partial Tag Bloom Filter for Low Level (L2) Cache

Shaima Ibrahim, Sumi Babu

Share this Article

Downloads: 102 | Monthly Hits: ⮙12

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 5 Issue 9, September 2016

Pages: 1074 - 1075

Developing a Scheme that Reduces the Protection Liability

Bonala Srinath, G. Purna Chender Rao

Share this Article

Downloads: 109 | Weekly Hits: ⮙4 | Monthly Hits: ⮙12

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 2600 - 2606

Design and Implementation of Galios Field Based AES-256 Algorithm for Optimized Cryptosystem

Veerendra Babu Dara, P. Sankara Rao

Share this Article

Downloads: 116 | Weekly Hits: ⮙1 | Monthly Hits: ⮙8

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1689 - 1694

A New Methodology for Error Detection and Correction to Realize Fault Tolerant Memory

Neethu V, Anju S L

Share this Article

Downloads: 122 | Weekly Hits: ⮙1 | Monthly Hits: ⮙6

Survey Paper, Electronics & Communication Engineering, India, Volume 5 Issue 6, June 2016

Pages: 662 - 665

A Brief Review on Soft Errors and LDPC Codes

Prashant Puri Goswami, Pankaj M Gulhane

Share this Article

Similar Articles with Keyword 'decimal algorithm'

Downloads: 113 | Weekly Hits: ⮙2

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 1503 - 1509

Implementation of Decimal Matrix Code For Multiple Cell Upsets in Memory

Shwetha N, Shambhavi S

Share this Article

Downloads: 116 | Weekly Hits: ⮙1 | Monthly Hits: ⮙8

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1689 - 1694

A New Methodology for Error Detection and Correction to Realize Fault Tolerant Memory

Neethu V, Anju S L

Share this Article

Similar Articles with Keyword 'syndrome'

Downloads: 113 | Weekly Hits: ⮙2

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 3, March 2015

Pages: 1131 - 1134

Reed Solomon Decoder with Parallel Syndrome Computation on FPGA: A Review

Saroj Bakale, Dhananjay Dabhade

Share this Article

Downloads: 116 | Weekly Hits: ⮙1 | Monthly Hits: ⮙8

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1689 - 1694

A New Methodology for Error Detection and Correction to Realize Fault Tolerant Memory

Neethu V, Anju S L

Share this Article

Downloads: 119 | Weekly Hits: ⮙2 | Monthly Hits: ⮙9

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 101 - 104

An Efficient Interpolation-Based Chase BCH Decoder

P. V. Raja Reddy, K. Bala Krishna

Share this Article

Similar Articles with Keyword 'DMC encoder'

Downloads: 113 | Weekly Hits: ⮙2

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 1503 - 1509

Implementation of Decimal Matrix Code For Multiple Cell Upsets in Memory

Shwetha N, Shambhavi S

Share this Article

Downloads: 116 | Weekly Hits: ⮙1 | Monthly Hits: ⮙8

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1689 - 1694

A New Methodology for Error Detection and Correction to Realize Fault Tolerant Memory

Neethu V, Anju S L

Share this Article



Top