International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Since Year 2012 | Open Access | Double Blind Reviewed

ISSN: 2319-7064




Downloads: 113

Case Studies | Electronics & Communication Engineering | India | Volume 4 Issue 2, February 2015


Modified Reverse Converter in Residue Number System via Specific Hybrid Parallel Prefix Adders

Surumi.S | Sukanya Sundaresh [2]


Abstract: Residue number system (RNS) is an unconventional non-weighted integer number representation system that uses residues of a number in particular modulus for its representation. Forward converters, modulo arithmetic units, reverse converters are the main part of the residue number system. The reverse converter in the existing residue number system is based on regular and modular adders. It shows significant power consumption and low speed. This is the main reason which prevents the use of Residue Number system in high speed applications. The new reverse converter design method for 4n-moduli set based on the New Chinese remainder theorem. The modified reverse converter design employs the Hybrid-Modular-Parallel prefix-Excess-one modulo (2n-1) adder (HMPE) and Hybrid Regular Parallel prefix Xor/or adder (HRPX). They provide delay and power efficient reverse converter design. The VHDL language is used for coding. Synthesis is done in Xilinx ISE design suite 13.2 and ModelSim SE 6.3f is used for simulation.


Keywords: RNS, Forward converter, Modulo arithmetic unit, Reverse converter, HMPE, HRPX, Modulo adder


Edition: Volume 4 Issue 2, February 2015,


Pages: 1729 - 1733


How to Cite this Article?

Surumi.S, Sukanya Sundaresh, "Modified Reverse Converter in Residue Number System via Specific Hybrid Parallel Prefix Adders", International Journal of Science and Research (IJSR), Volume 4 Issue 2, February 2015, pp. 1729-1733, https://www.ijsr.net/get_abstract.php?paper_id=SUB151553

How to Share this Article?






Similar Articles with Keyword 'RNS'

Downloads: 1

Research Paper, Electronics & Communication Engineering, India, Volume 10 Issue 11, November 2021

Pages: 931 - 933

Design and Development of Integrated Patch Microstrip Antenna for Wideband Operation

Premavani | C. Kalpana | S. N. Mulgi

Share this Article

Downloads: 2 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Research Paper, Electronics & Communication Engineering, India, Volume 10 Issue 11, November 2021

Pages: 819 - 824

The Design of an Inset Fed Wide Band Antenna Operating from 23 to 30 GHz for Wearable Smart Watch Applications

N. Sheshaprasad | S. B. Bhanu Prashanth

Share this Article


Top