International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Since Year 2012 | Open Access | Fully Refereed | Peer Reviewed

ISSN: 2319-7064




Downloads: 133

Case Studies | Electronics & Communication Engineering | India | Volume 4 Issue 2, February 2015


Modelling of All Optical Adders with Dispersion Managed Solitons Utilizing Cross gain Modulation in Semiconductor Optical Amplifiers

Agatha H. | Arun Jose [2]


Abstract: The need for high bit rate circuit is increasing day by day. Inorder to overcome the bitrate limitation caused by electronic signal processing All Optical Processing (AOP) is required. AOP deals with realising digital circuits using optical elements only. DM solitons have shown great opportunity in long distance high speed optical fiber communication systems because of their superb characteristics which are not achievable in conventional soliton based systems. All optical adders are modelled using suitable combination of AND, OR and XOR gates utilising Cross Gain Modulation (XGM) effect in SOA. In this paper all optical full adder and half adder are modelled using Dispersion Managed (DM) solitons as input pulse and utilising XGM in SOA at 100 Gb/s.


Keywords: Dispersion managed solitons, Semiconductor optical amplifier, Cross gain modulation, AND gate, OR gate, XOR gate


Edition: Volume 4 Issue 2, February 2015,


Pages: 160 - 165

Modelling of All Optical Adders with Dispersion Managed Solitons Utilizing Cross gain Modulation in Semiconductor Optical Amplifiers


How to Cite this Article?

Agatha H., Arun Jose, "Modelling of All Optical Adders with Dispersion Managed Solitons Utilizing Cross gain Modulation in Semiconductor Optical Amplifiers", International Journal of Science and Research (IJSR), https://www.ijsr.net/get_abstract.php?paper_id=SUB151051, Volume 4 Issue 2, February 2015, 160 - 165, #ijsrnet

How to Share this Article?

Enter Your Email Address




Similar Articles with Keyword 'AND gate'

Downloads: 104

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 10, October 2014

Pages: 2221 - 2224

Implementation of Low Power Ternary Logic Gates using CMOS Technology

V. T. Gaikwad [3] | Dr. P. R. Deshmukh

Share this Article

Downloads: 106

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 12, December 2015

Pages: 2270 - 2274

Design and Simulation of NOT and NAND Gate Using Hybrid SET-MOS Technology

Daya Nand Gupta | S. R. P. Sinha [6]

Share this Article


Top