International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064




Downloads: 106 | Views: 121

M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 3 Issue 12, December 2014


Design and Implementation BCD adder Using Integrated Qubit Gates for Quantum Applications

G. Sivakrishna | K. Amarnath [4] | S. Madhava Rao [2]


Abstract: Reversible Logic is an emerging technology; it has hellocious applications in various fields. Reversible logic implementation reduces loss of entropy because of bit manipulations. . In this work we present a novel design of reversible 2 DIGIT BCD ADDER using INTEGRATED QUBIT GATES. The reversible BCD adder is designed from 2*2 control V, Control V+, CNOT, MTSG, FREDKIN [4], FEYMAN, INTEGRATED QUBIT GATES [1]. The design of proposed reversible adder- requires minimum quantum cost, delay by maintaining ancilla inputs and garbage outputs.


Keywords: Reversible Logic, Integrated QUBIT GATES, Ancilla, Garbage, Control v, v+


Edition: Volume 3 Issue 12, December 2014,


Pages: 1100 - 1102


How to Download this Article?

Type Your Email Address below to Download the Article PDF


How to Cite this Article?

G. Sivakrishna, K. Amarnath, S. Madhava Rao, "Design and Implementation BCD adder Using Integrated Qubit Gates for Quantum Applications", International Journal of Science and Research (IJSR), Volume 3 Issue 12, December 2014, pp. 1100-1102, https://www.ijsr.net/get_abstract.php?paper_id=SUB14544



Similar Articles with Keyword 'Reversible Logic'

Downloads: 103

Review Papers, Electronics & Communication Engineering, India, Volume 3 Issue 10, October 2014

Pages: 2286 - 2288

A Review on Reversible Logic Gate Multipliers

Supreetha Rao | Supreetha M | Vidya Venkatesh | Prajna [7]

Share this Article

Downloads: 105

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 4, April 2016

Pages: 2433 - 2438

A Novel Design of Low Power 4:2 Compressor using Adiabatic Logic

Shaswat Singh Bhardwaj | Vishal Moyal [2]

Share this Article



Top