International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Most Trusted Research Journal Since Year 2012

ISSN: 2319-7064



M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 3 Issue 12, December 2014

A CMOS Current-Mode Full-Adder Cell for Multi Valued Logic VLSI

Ravi Ranjan Kumar, Priyanka Gautam

The thesis describes the design and implementation of a carry save adder cell for multivalued logic VLSI. A four-valued system was chosen and the logic was analyzed and minimized using the C HAMLET CAD tool [I]. SPICE was used to design and simulate the required behaviour of the current-mode CMOS circuits. A VLSI test and evaluation integrated circuit was implemented with MAGIC and fabricated through the MOSIS service. The completed IC was tested and evaluated using a specially designed binary-to multi- valued logic converter and decoder. Engineering modifications to the original current-mode inverter cells used by HAMLET were made leading to significant power savings in a complete design. The fabricated device performed as predicted by SPICE simulation. Exhaustive functional testing produced correct steady-state output signals for all cases of input loadings. Finally, we show HAMLET minimization heuristics are not efficient in the design of adder cells by comparison with an alternative modulo 4 carry save adder cell in current-mode CMOS.

Keywords: CMOS, CAD, SPICE, HAMLET

Edition: Volume 3 Issue 12, December 2014

Pages: 426 - 431

Share this Article

How to Cite this Article?

Ravi Ranjan Kumar, Priyanka Gautam, "A CMOS Current-Mode Full-Adder Cell for Multi Valued Logic VLSI", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=SUB14334, Volume 3 Issue 12, December 2014, 426 - 431

37 PDF Views | 35 PDF Downloads

Download Article PDF

Similar Articles with Keyword 'CMOS'

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 2737 - 2741

A Hierarchical Design of High Performance Carry Select Adder Using Reversible Logic

Amol D. Rewatkar, R. N. Mandavgane, S. R. Vaidya

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015

Pages: 1597 - 1602

Design Of 7T SRAM Cell Using Self-Controllable Voltage Level Circuit to Achieve Low Power

Vema Vishnu Priya, G.Ramesh

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015

Pages: 1441 - 1445

Design of Low Power Phase Frequency Detectors and VCO using 45nm CMOS Technology

Rajani Kanta Sutar, M.Jasmin, S. Beulah Hemalatha

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 2827 - 2831

Analysis of Modified Hybrid Full Adder with High Speed

Jigyasa, Kumar Saurabh

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 11, November 2015

Pages: 2335 - 2340

Analysis of Design of Schmitt Trigger Based SRAM Cell Using a Novel Power Reduction Technique

J. Madhuri, S. Anitha

Share this Article

Similar Articles with Keyword 'CAD'

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015

Pages: 1597 - 1602

Design Of 7T SRAM Cell Using Self-Controllable Voltage Level Circuit to Achieve Low Power

Vema Vishnu Priya, G.Ramesh

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 9, September 2014

Pages: 1669 - 1673

Microwave Bandpass Filter Based on Electromagnetic Band Gap Structure

Trupti Dhole, Satish Narkhede

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015

Pages: 1350 - 1355

Implementation, Simulation and Synthesis of RSA Cryptosystem

Rafeek Alas, Dr. Kiran Bailey

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015

Pages: 1441 - 1445

Design of Low Power Phase Frequency Detectors and VCO using 45nm CMOS Technology

Rajani Kanta Sutar, M.Jasmin, S. Beulah Hemalatha

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 2827 - 2831

Analysis of Modified Hybrid Full Adder with High Speed

Jigyasa, Kumar Saurabh

Share this Article

Similar Articles with Keyword 'SPICE'

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 2737 - 2741

A Hierarchical Design of High Performance Carry Select Adder Using Reversible Logic

Amol D. Rewatkar, R. N. Mandavgane, S. R. Vaidya

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 2827 - 2831

Analysis of Modified Hybrid Full Adder with High Speed

Jigyasa, Kumar Saurabh

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 11, November 2015

Pages: 2335 - 2340

Analysis of Design of Schmitt Trigger Based SRAM Cell Using a Novel Power Reduction Technique

J. Madhuri, S. Anitha

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 2657 - 2661

Empirical Study of Incorporation of SET and Hybrid CMOS-SET in Decision Making Sub-Systems

Jayanta Gope, Aloke Raj Sarkar

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 1262 - 1265

Design of CMOS Tapered Buffer for High Speed and Low Power Applications using 65nm Technology

Ankur Saxena, Payal Kaushik

Share this Article



Top