Design of Low Power CMOS Startup Charge Pump Based on Body Biasing Technique
International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Most Trusted Research Journal Since Year 2012

ISSN: 2319-7064



M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 3 Issue 12, December 2014

Design of Low Power CMOS Startup Charge Pump Based on Body Biasing Technique

Juliet Abraham, Dr. B. Paulchamy

CMOS is used to construct the integrated circuits with low level of static leakage. With this low level leakage we are designing all the transistor circuits in CMOS logic. To control this static leakage in the circuits the supply voltage is a major concern. Here the step-up converters with charge pump and the level for maintaining its threshold voltage (VT) is to be analyzed and proposed. Here we are going to propose the novel approach as body bias effect and sub-threshold logic. This will be applied for the step-up converters for energy harvesting applications. The backward control is to be processed for control the internal voltage when the charge transfer switch could be in activation. When the supply voltage is to be raise from the fixed voltage level it will be turn OFF the transistor. The maximum level of the converters circuits contain the branch A and branch B which could be contains all p-MOS and n-MOS combinations. The oscillator circuit also to e designed and applied to the proposed six stage charge pump circuit to reduce the power consumption. To reduce the standby mode leakage we are designing the circuit by using power gating logic. These circuits are to be designed and verified by using the TANNER T-SPICE TOOLS.

Keywords: Low power, Charge pump, Body bias, CMOS logic

Edition: Volume 3 Issue 12, December 2014

Pages: 411 - 415

Share this Article

How to Cite this Article?

Juliet Abraham, Dr. B. Paulchamy, "Design of Low Power CMOS Startup Charge Pump Based on Body Biasing Technique", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=SUB14307, Volume 3 Issue 12, December 2014, 411 - 415

57 PDF Views | 43 PDF Downloads

Download Article PDF



Similar Articles with Keyword 'Low power'

Research Paper, Electronics & Communication Engineering, Egypt, Volume 5 Issue 4, April 2016

Pages: 2089 - 2093

Design of Switched Resistor ?? ADC Using VHDL-AMS Tool

Ahmed Osman Hamaad, Mohyldin A. Abo-Elsoud, A. M. Abo-Talib

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 9, September 2014

Pages: 1272 - 1276

Low Power, Low Voltage 95.1-dB Linear Variable Gain Amplifier with Diode Connected Load

Pashupati Nath Jha, Vinod Kapse

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 5, May 2014

Pages: 1001 - 1005

Performance of Linear Block Coded Selective Mapping scheme in Reduction of Peak to Average Power Ratio; Cubic Metric; and Block Error Rate in OFDM System

Pallavi Chandake, S.V.Sankpal

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 2657 - 2661

Empirical Study of Incorporation of SET and Hybrid CMOS-SET in Decision Making Sub-Systems

Jayanta Gope, Aloke Raj Sarkar

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 1188 - 1190

Design of GDI Based Low Power and High-Speed CMOS Full Adder Circuits

M. Krishna Kumar, Prof. D. Shanthi Chelliah

Share this Article

Similar Articles with Keyword 'Charge pump'

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015

Pages: 1338 - 1340

A Review of Phase Lock Loop Techniques used in Communication Engineering

Piyush Kumar Singh, Bhagwat Kakde

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 12, December 2014

Pages: 411 - 415

Design of Low Power CMOS Startup Charge Pump Based on Body Biasing Technique

Juliet Abraham, Dr. B. Paulchamy

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 7 Issue 5, May 2018

Pages: 727 - 732

Design and Implementation of a PLL using a Single-Event-Transient Hardened-by-Design (SETHBD) Charge Pump

Pallavi. K. R, Dr. K. N. Muralidhara

Share this Article

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 1, January 2015

Pages: 26 - 31

Online Case Study On Phase Frequency Detector

Ashwini Rajole

Share this Article

Similar Articles with Keyword 'Body bias'

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 847 - 850

Speed Analysis of Body Biased TSPC and ETSCPC Flip Flops

Nemitha B, Pradeep Kumar B. P

Share this Article

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015

Pages: 842 - 844

A Review and Comparative Study of Different Low Power Consumption Techniques

Amit Saraswat, Ekta Jolly

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014

Pages: 845 - 851

Design of Low Power Voltage Controlled Ring Oscillator Using MTCMOS Technique

Neeta Yadav, Sakshi Gupta

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 12, December 2014

Pages: 411 - 415

Design of Low Power CMOS Startup Charge Pump Based on Body Biasing Technique

Juliet Abraham, Dr. B. Paulchamy

Share this Article

Similar Articles with Keyword 'CMOS logic'

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015

Pages: 1597 - 1602

Design Of 7T SRAM Cell Using Self-Controllable Voltage Level Circuit to Achieve Low Power

Vema Vishnu Priya, G.Ramesh

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 9, September 2014

Pages: 2276 - 2280

Implementation and Comparison of Tree Multiplier using Different Circuit Techniques

Subhag Yadav, Vipul Bhatnagar

Share this Article

Research Proposals or Synopsis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 2277 - 2280

An Improved Feedthrough Logic for Low Power and High Speed Arithmetic Circuits

Avinash Singh, Dr. Subodh Wairya

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 2, February 2014

Pages: 392 - 396

Design of Low Power Novel Viterbi Decoder Using Multiple Threshold CMOS Logic

B. Vijayapriya, B. M. Prabhu

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 10, October 2014

Pages: 2344 - 2348

Parallel Multiplier-Accumulator Based on Radix-2 Modified Booth Algorithm by using A VLSI Architecture

A. Sathya, S. Fathimabee, S. Divya

Share this Article
Top