Research Paper | Electronics & Communication Engineering | India | Volume 3 Issue 11, November 2014
Design and Analysis of Low Power High Speed Area Efficient Multipliers using Compressors on FPGA
Ch. Naga Srinivasa Rao, K. V. B. Chandra Sekhar Rao
The main theme of the paper is to design Compressor Based Low Power high speed and Area Efficient Multipliers on FPGA. In order to perform higher order multiplications more number of adders are required for the partial product addition. Special kind of adders are introduced which are capable of adding five/six/seven/eight/nine bits per decade with which we can reduce the number of adders and these special kind of adders are called as compressors. In order to develop higher order compressors, the combination of XOR gates and MUX circuits along with the binary counter property is contrasted with the conventional design. By using these compressors we can reduce the vertical critical paths. In this paper we present efficient implementation of multipliers with compressors on FPGA. When compared to carry propagate adders (CPA), high speed compressors provide fast critical path, independent of bit width with practically no area overhead. Design of such compressors will reduce the stage delays, transistor count and power delay product (PDP) and the results are verified in SPARTAN 3 FPGA.
Keywords: FPGA, Multiplier, Carry propagate Adder, Compressor, counter
Edition: Volume 3 Issue 11, November 2014
Pages: 2933 - 2937
How to Cite this Article?
Ch. Naga Srinivasa Rao, K. V. B. Chandra Sekhar Rao, "Design and Analysis of Low Power High Speed Area Efficient Multipliers using Compressors on FPGA", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=SUB1424, Volume 3 Issue 11, November 2014, 2933 - 2937
22 PDF Views | 30 PDF Downloads
Similar Articles with Keyword 'FPGA'
FPGA Based Architecture for High Performance SRAM Based TCAM for Search Operations
Lekshmipriya S., Suby Varghese
Efficient Pipelined FPGA Implementation of Steerable Gaussian Smoothing Filter
Shraddha Barbole, Dr. Sanjeevani Shah
Design of E2 Framer and Deframer
C. Sudhakar, Sri M. Madhu Babu
A Novel Architecture for High Quality Random Number Generation based on Enhanced WELL Method
Harigovind, Vinoj P.G.
Re-Configurable Built In Self Repair scheme in Ram for Yield Improvement
Tessy M John, Dhanya Oommen
Similar Articles with Keyword 'Multiplier'
Design of Switched Resistor ?? ADC Using VHDL-AMS Tool
Ahmed Osman Hamaad, Mohyldin A. Abo-Elsoud, A. M. Abo-Talib
Modified Booth Multiplier with FIR Filter
B. Sireesha, Diana Aloshius
Efficient Implementation of MIMO using OFDM Applications
M. Arun Kumar
Implementation of RSA Cryptosystem Using Ancient Indian Vedic Mathematics
Shahina M. Salim, Sonal A. Lakhotiya
Energy Efficient Approximate MAC Unit for High Speed DSP Application
Sumant Mukherjee, Saurabh Mitra
Similar Articles with Keyword 'Compressor'
Design of High Speed 32 Bit Multiplier Architecture Using Vedic Mathematics and Compressors
Deepak Kurmi, V. B. Baru
Implementation and Comparison of Tree Multiplier using Different Circuit Techniques
Subhag Yadav, Vipul Bhatnagar
High Speed Vedic Multiplier for 16 Bits Numbers
M. Narasimharao, R. V. Shashanka
Design for Low Power Multiplier Based On Fixed Width Replica Redundancy Block & Compressor Trees
Mariya Stephen, Vrinda
Design of the Add Multiply Operator Using Modified Booth Recorder
Sruthikeerthana V. M., Pavithra.S
Similar Articles with Keyword 'counter'
Systematic Approach of Low Power Truncation-Error-Tolerant (TET) Adder
Khiali Pooja Sen, Vishal G. Puranik
Performance of Linear Block Coded Selective Mapping scheme in Reduction of Peak to Average Power Ratio; Cubic Metric; and Block Error Rate in OFDM System
Pallavi Chandake, S.V.Sankpal
Single Phase Clock Distribution using Low Power VLSI Technology
Krishna Naik Dungavath, Dr V. Vijayalakshmi
Analogue Filters and their Applications in Control Systems
Security Based Variable Holographic Data Encryption using Spatial Light Modulator
Aswathy.J.R, Sajan Ambadiyil, Helen Mascreen