International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Since Year 2012 | Open Access | Fully Refereed | Peer Reviewed

ISSN: 2319-7064




Downloads: 207

Research Paper | Computer Engineering | Iraq | Volume 9 Issue 3, March 2020


Implementation of Run Length Encoding Using Verilog HDL

Hayder Waleed Shnain | Mohammed Najm Abdullah [6] | Hassan Awheed Jeiad [3]


Abstract: Run Length Encoding (RLE) compression algorithms is one of the lossless data compression algorithms. RLE is considered an easy and simple method to reduce the original data bits into a lesser number of bits. This paper proposes a modified architecture and implementation of RLE algorithm. The modification in the architecture was by applying 3-bit instead of 8-bit register as a counter to the repletion of identical consecutive data elements. The implementation of this algorithm is based on FPGA by using Verilog HDL. The proposed architectures prepared in Verilog hardware description language (HDL). The modules of Verilog HDL were simulated and synthesized using Xilinx ISE 14.7. the result showed that the compression ratio was 1.282 by using counter of 3-bit comparing to 1.0037 when the counter was of size of 8-bit.


Keywords: RLE, Lossless Compression, Verilog HDL, FPGA


Edition: Volume 9 Issue 3, March 2020,


Pages: 529 - 532

Implementation of Run Length Encoding Using Verilog HDL


How to Cite this Article?

Hayder Waleed Shnain, Mohammed Najm Abdullah, Hassan Awheed Jeiad, "Implementation of Run Length Encoding Using Verilog HDL", International Journal of Science and Research (IJSR), https://www.ijsr.net/get_abstract.php?paper_id=SR20306192039, Volume 9 Issue 3, March 2020, 529 - 532, #ijsrnet

How to Share this Article?

Enter Your Email Address






Top