Implementation of Image Compression Using JPEG 2000 Algorithm in Digital Media Processor
International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Open Access | Fully Refereed | Peer Reviewed International Journal

ISSN: 2319-7064

Research Paper | Electronics & Communication Engineering | India | Volume 3 Issue 9, September 2014

Implementation of Image Compression Using JPEG 2000 Algorithm in Digital Media Processor

M. Arulvizhi, J. T. Vasuki

The objective of this work is to implement JPEG 2000 algorithm in Digital Signal Processor TMS320DM642 to facilitate faster processing of an image. JPEG2000 algorithm is a new standard for still image compression which provides superior low bit rate performance over JPEG. This algorithm is based on discrete wavelet transform with bit plane coding. Lossy and lossless transmission, progressive transmission by pixel accuracy and by resolution, robustness to bit errors and region-of-interest coding are some representative features of JPEG 2000 algorithm.

Keywords: Bit plane coding, Digital Signal Processor, JPEG 2000, Wavelet transform

Edition: Volume 3 Issue 9, September 2014

Pages: 2195 - 2199

Share this Article

How to Cite this Article?

M. Arulvizhi, J. T. Vasuki, "Implementation of Image Compression Using JPEG 2000 Algorithm in Digital Media Processor", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=SEP14633, Volume 3 Issue 9, September 2014, 2195 - 2199

71 PDF Views | 66 PDF Downloads

Download Article PDF



Similar Articles with Keyword 'Digital Signal Processor'

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015

Pages: 2517 - 2520

Communication between Multiple Resources Using Arbiter Design

Shital S. Horte, Dr. D. V. Padole

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 1672 - 1676

High Speed Vedic Multiplier for 16 Bits Numbers

M. Narasimharao, R. V. Shashanka

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 1409 - 1413

Design and Analysis of Asynchronous 16*16 Adiabatic Vedic Multiplier Using ECRL and EEAL Logic

C. S. Harmya Sreeja, N. Sri Krishna Yadav

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 2740 - 2744

A New Approach for Faster and Size Efficient Signed Multiplier of 8bits

Monika Raghav, Rakesh Jain

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014

Pages: 127 - 131

A 64 Bit Pipeline Based Decimal Adder Using a New High Speed BCD Adder

Rahul Jain, Khushboo Singh, Ghanshyam Jangid

Share this Article

Similar Articles with Keyword 'JPEG 2000'

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 9, September 2014

Pages: 2195 - 2199

Implementation of Image Compression Using JPEG 2000 Algorithm in Digital Media Processor

M. Arulvizhi, J. T. Vasuki

Share this Article

Review Papers, Electronics & Communication Engineering, India, Volume 5 Issue 12, December 2016

Pages: 1124 - 1126

Review of Designing Secured Data Using a Combination of LZW Compression, RSA Encryption, and DCT Steganography

Sayli S. Relekar, V. B. Raskar

Share this Article

Similar Articles with Keyword 'Wavelet transform'

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 2276 - 2281

Skin based Data hiding in Images by Using 'Haar' and 'db2' DWT Technique's

Swapnali Zagade, Smita Bhosale

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 6, June 2016

Pages: 1827 - 1829

Enhancement of Speech Signal Corrupted by Impulsive Noise Using Rank Order Mean

Arun Kumar Singh, Prof. Neelam Srivastava, Er. Piyush Singh

Share this Article

Review Papers, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014

Pages: 1391 - 1397

A 3-Stage Pipeline VLSI Architecture for Fast Computation of the 2-D Discrete Wavelet Transform

Harshitha S, Gopalakrishna K

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 12, December 2014

Pages: 2342 - 2351

VLSI Implementation of Discrete Wavelet Transform Using Systolic Array Architecture for Daubechies3 Wavelet

Rashmi Patil, Dr. M. T. Kolte

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 1, January 2015

Pages: 2837 - 2839

Types of Three Filter Banks in FPGA

Tasneem Kausar

Share this Article
Top