International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Most Trusted Research Journal Since Year 2012

ISSN: 2319-7064



Review Papers | Electronics & Communication Engineering | India | Volume 3 Issue 9, September 2014

LDPC Minimum Sum Algorithm Decoder with Weight (3, 6) Regular Parity Check Matrix: A Review

Mamta Prakash, Girraj Prasad Rathore

Low-Density parity-check (LDPC) codes are unit one in every of the foremost powerful error correcting codes obtainable nowadays. Their Shannon capability approaching performance and lower cryptography quality have created them the simplest choice for several wired and wireless applications. This paper offers a review on the one of the best technique for error detection and correction. The paper includes all the previous work related to the LDPC codes.

Keywords: LDPC, Decoder, Min-sum Algorithm, FPGA

Edition: Volume 3 Issue 9, September 2014

Pages: 2033 - 2034


How to Cite this Article?

Mamta Prakash, Girraj Prasad Rathore, "LDPC Minimum Sum Algorithm Decoder with Weight (3, 6) Regular Parity Check Matrix: A Review", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=SEP14557, Volume 3 Issue 9, September 2014, 2033 - 2034

25 PDF Views | 30 PDF Downloads

Download Article PDF



Similar Articles with Keyword 'LDPC'

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015

Pages: 907 - 909

Review of PAPR Reduction in Wireless System with PTS Method

Saurabh Gaur, Punit Upmanyu

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 5, May 2014

Pages: 773 - 776

Various Diversity Combining Techniques with LDPC Codes in MIMO-OFDM

Naveen Kumar, Arvinder Pal Singh Kalsi

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 3, March 2016

Pages: 2240 - 2243

Implementation of Data Encoding Techniques for Reducing Area, Power Consumption in Network-on-Chip for LDPC Applications

Vijaykumar Jadhav, K. Sujata

Share this article

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015

Pages: 2689 - 2693

A Review of OFDM in Consideration with WIMAX

Mayank Sonii, Mukesh Patidar

Share this article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 2745 - 2749

An Efficient Low Latency Low Complexity Architecture for Matching of Information Coded with Error?Correcting Codes

Sankareswari.M, Udhayakumar.S

Share this article



Similar Articles with Keyword 'Decoder'

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 2184 - 2187

BER Analysis of Turbo Coded Channel

Dinesh Verma, Manish Kumar

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015

Pages: 2519 - 2526

Efficient Implementation of Reconfigurable MIMO Decoder Architecture

Teena Philip, S. Suresh Babu

Share this article

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1677 - 1680

An Area Efficient Approach on PACC RLE Encoder

Ancy Mathew, Rafeekha M J

Share this article

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 3, March 2015

Pages: 1131 - 1134

Reed Solomon Decoder with Parallel Syndrome Computation on FPGA: A Review

Saroj Bakale, Dhananjay Dabhade

Share this article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015

Pages: 1267 - 1271

8Kb Logic Compatible DRAM based Memory Design for Low Power Systems

Harshita Shrivastava, Rajesh Khatri

Share this article



Similar Articles with Keyword 'Min-sum Algorithm'

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 12, December 2015

Pages: 1451 - 1453

Hardware Implementation of Min-Sum Decoder for Low Density Parity Check Codes

Mamta Prakash, Girraj Prasad Rathore

Share this article

Review Papers, Electronics & Communication Engineering, India, Volume 3 Issue 9, September 2014

Pages: 2033 - 2034

LDPC Minimum Sum Algorithm Decoder with Weight (3, 6) Regular Parity Check Matrix: A Review

Mamta Prakash, Girraj Prasad Rathore

Share this article



Similar Articles with Keyword 'FPGA'

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1862 - 1867

FPGA Based Architecture for High Performance SRAM Based TCAM for Search Operations

Lekshmipriya S., Suby Varghese

Share this article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015

Pages: 1846 - 1849

Design of E2 Framer and Deframer

C. Sudhakar, Sri M. Madhu Babu

Share this article

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1937 - 1941

Re-Configurable Built In Self Repair scheme in Ram for Yield Improvement

Tessy M John, Dhanya Oommen

Share this article

Review Papers, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014

Pages: 1378 - 1381

Design and Analysis of Double Precision Floating Point Division Operator Based on CORDIC Algorithm

Chetan Dudhagave, Hari Krishna Moorthy

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 8, August 2014

Pages: 1753 - 1758

Efficient Pipelined FPGA Implementation of Steerable Gaussian Smoothing Filter

Shraddha Barbole, Dr. Sanjeevani Shah

Share this article
Top