International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Most Trusted Research Journal Since Year 2012

ISSN: 2319-7064



M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 3 Issue 9, September 2014

Implementation of Efficient Architecture for Vulnarability Packet Detection Using Verilog

M. Sivaramprasad, D. Sridhar

Network security has always been an important issue and its application is ready to perform powerful pattern matching to protect against virus attacks, spam and Trojan horses. However, attacks such as spam, spyware, worms, viruses, and phishing target the application layer rather than the network layer. Therefore, traditional firewalls no longer provide enough protection. However, the solutions in the literature for firewalls are not scalable, and they do not address the difficulty of an antivirus. The goal is to provide a systematic virus detection hardware solution for network security for embedded systems. Instead of placing entire matching patterns on a chip, our solution is based on an antivirus processor that works as much of the filtering information as possible onto a chip. The infrequently accessing off-chip data to make the matching mechanism scalable to large pattern sets. In the first stage, the filtering engine can filter out more than93.1 % of data as safe, using a merged shift table. Only 6.9 % or less of potentially unsafe data must be precisely checked in the second stage by the exact-matching engine from off-chip memory. This gives a high efficiency, improved performance and high ability of packet detection with less contribution of time in an effective way

Keywords: Algorithmic Attacks Embedded System, Memory Gap, Network Security, and Virus Detection

Edition: Volume 3 Issue 9, September 2014

Pages: 2264 - 2270


How to Cite this Article?

M. Sivaramprasad, D. Sridhar, "Implementation of Efficient Architecture for Vulnarability Packet Detection Using Verilog", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=SEP14547, Volume 3 Issue 9, September 2014, 2264 - 2270

26 PDF Views | 27 PDF Downloads

Download Article PDF



Similar Articles with Keyword 'Network Security'

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 8, August 2014

Pages: 603 - 607

Secured Data Handling for Wireless Sensor Networks

Barla. Bhavani, T. Madhavi Kumari

Share this article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 9, September 2014

Pages: 2264 - 2270

Implementation of Efficient Architecture for Vulnarability Packet Detection Using Verilog

M. Sivaramprasad, D. Sridhar

Share this article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 3, March 2015

Pages: 2044 - 2048

New Secure and Advanced Algorithm for Stream Ciphers Extended RC4 and FPGA Implementation

Nikhil Sankar, K. Kalpana

Share this article

Review Papers, Electronics & Communication Engineering, India, Volume 5 Issue 1, January 2016

Pages: 873 - 876

A Review on Various Approaches for Attack Detection in MANET

Ravi Verma, Manasvi Mannan

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015

Pages: 639 - 642

RSA Cryptosystem Using Verilog

Deepak Mehra, Dr. Neelam Srivastava

Share this article
Top