High Speed Advanced Encryption Standard Using Pipelining
International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Open Access | Fully Refereed | Peer Reviewed International Journal

ISSN: 2319-7064

M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 3 Issue 11, November 2014

High Speed Advanced Encryption Standard Using Pipelining

Mradul Upadhyay, Utsav Malviya

In this paper we have proposed high throughput by swapping the AES algorithm internal stages in this proposed work shift row is operated before sub bytes (substitution bytes).In this proposed operation the AES encryption operation will not effect, with this process is streamlines the processes a 4 block of data rather then 16 block. The advantage of this is we can save area. This process repeats for 10 cycles and with the help of this we can encrypt 128 bits data with higher throughput. We have evaluated this performance of higher throughput and hardware area in Xilinxs 12.2 vertex 4 XC4VFX140-11FF1517.

Keywords: Advanced Encryption Standard AES, Register Transfer Logic RTL, Very High Speed Integrated Circuit Hardware Description Language VHDL, Galois field GF, Byte Substitution Sub Byte

Edition: Volume 3 Issue 11, November 2014

Pages: 779 - 782

Share this Article

How to Cite this Article?

Mradul Upadhyay, Utsav Malviya, "High Speed Advanced Encryption Standard Using Pipelining", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=OCT14915, Volume 3 Issue 11, November 2014, 779 - 782

68 PDF Views | 55 PDF Downloads

Download Article PDF



Similar Articles with Keyword 'Advanced Encryption Standard AES'

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 779 - 782

High Speed Advanced Encryption Standard Using Pipelining

Mradul Upadhyay, Utsav Malviya

Share this Article

Review Papers, Electronics & Communication Engineering, India, Volume 3 Issue 5, May 2014

Pages: 1895 - 1896

Different Reviews and Variants of Advance Encryption Standard

Harleen Kaur, Reena Mehla

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 11, November 2015

Pages: 1865 - 1868

DPA Resistant AES Using a True Random Based LFSR Technique

Reenu Tomy, Vinoj P.G.

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 2600 - 2606

Design and Implementation of Galios Field Based AES-256 Algorithm for Optimized Cryptosystem

Veerendra Babu Dara, P. Sankara Rao

Share this Article

Survey Paper, Electronics & Communication Engineering, India, Volume 4 Issue 3, March 2015

Pages: 352 - 355

A Survey Paper Based On Image Encryption and Decryption Using Modified Advanced Encryption Standard

Yogita Verma, Neerja Dharmale

Share this Article

Similar Articles with Keyword 'Very High Speed Integrated Circuit Hardware Description Language VHDL'

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 779 - 782

High Speed Advanced Encryption Standard Using Pipelining

Mradul Upadhyay, Utsav Malviya

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 10, October 2014

Pages: 388 - 391

Digital P-I-D Controller Implementation for Speed Control Applications Using FPGA

C. Pratibha Rohini, A. M. Prasad

Share this Article
Top