International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Open Access | Fully Refereed | Peer Reviewed

ISSN: 2319-7064


Downloads: 121

M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 3 Issue 11, November 2014


Analysis of Low Power Test Pattern Generator by Using Low Power Linear Feedback Shift Register (LP-LFSR)

Nelli Shireesha, Katakam Divya


Abstract: This paper proposes a low power Linear Feedback Shift Register (LP-LFSR) for Test Pattern Generation (TPG) technique with reducing power dissipation during testing of VLSI circuits through the built in self test (BIST) approach. The objective of the BIST is to reduce power dissipation without affecting the fault coverage. This proposed test pattern generator reduces the switching activity among the test patterns at the most. In this approach, the single input change patterns generated by a counter and a gray code generator are ExclusiveORed with the seed generated by the low power linear feedback shift register [LP-LFSR]. Thus the proposed method significantly reduces the power consumption during testing mode with minimum number of switching activities using LP-LFSR in place of conventional LFSR in the circuit used for test pattern generator. The simulation and synthesis results were carried out with the modelsim-altera 6.5b (Quartus-II 9.1) version and Xilinx ISE design environment 12.1 version respectively. The simulation results show the comparison of reduced number of transitions between the test patterns, which are generated by the proposed and existing systems. From the implementation results, it is verified that the proposed method gives better power reduction compared to the exiting method.


Keywords: TPG BIST, LP-LFSR, Switching activity


Edition: Volume 3 Issue 11, November 2014,


Pages: 159 - 164


How to Cite this Article?

Nelli Shireesha, Katakam Divya, "Analysis of Low Power Test Pattern Generator by Using Low Power Linear Feedback Shift Register (LP-LFSR)", International Journal of Science and Research (IJSR), https://www.ijsr.net/get_abstract.php?paper_id=OCT14815, Volume 3 Issue 11, November 2014, 159 - 164

How to Share this Article?

Enter Your Email Address


Similar Articles with Keyword 'Switching activity'

Downloads: 114

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015

Pages: 2374 - 2378

Circuit under Test Verification with MSIC Test Pattern Generator

Parvathy Chandra, Vishnu V. S.

Share this Article

Downloads: 115

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015

Pages: 1391 - 1395

A New Methodology for Reducing Switching Activity in Serial Links of SoC

Binny P. Yohannan, Ajeesh A.V.

Share this Article

Similar Articles with Keyword 'TPG'

Downloads: 111

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 12, December 2015

Pages: 1294 - 1297

Weighted Random Pattern Generator by Using BIST

Rajni Gajendra, Rahul Gedam

Share this Article

Downloads: 114

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015

Pages: 2374 - 2378

Circuit under Test Verification with MSIC Test Pattern Generator

Parvathy Chandra, Vishnu V. S.

Share this Article

Similar Articles with Keyword 'BIST'

Downloads: 100

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 5 Issue 5, May 2016

Pages: 2286 - 2288

Realization of Programmable PRPG with Enhanced Fault Coverage Gradient

Lakshmi Asokan, Jeena Maria Cherian

Share this Article

Downloads: 105 | Monthly Hits: ⮙1

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 2561 - 2564

Statistical Simulation for BIST Architecture using Cognitive Principles

Shradha Khemka

Share this Article
Top