Analysis of Low Power Test Pattern Generator by Using Low Power Linear Feedback Shift Register (LP-LFSR)
International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Most Trusted Research Journal Since Year 2012

ISSN: 2319-7064



M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 3 Issue 11, November 2014

Analysis of Low Power Test Pattern Generator by Using Low Power Linear Feedback Shift Register (LP-LFSR)

Nelli Shireesha, Katakam Divya

This paper proposes a low power Linear Feedback Shift Register (LP-LFSR) for Test Pattern Generation (TPG) technique with reducing power dissipation during testing of VLSI circuits through the built in self test (BIST) approach. The objective of the BIST is to reduce power dissipation without affecting the fault coverage. This proposed test pattern generator reduces the switching activity among the test patterns at the most. In this approach, the single input change patterns generated by a counter and a gray code generator are ExclusiveORed with the seed generated by the low power linear feedback shift register [LP-LFSR]. Thus the proposed method significantly reduces the power consumption during testing mode with minimum number of switching activities using LP-LFSR in place of conventional LFSR in the circuit used for test pattern generator. The simulation and synthesis results were carried out with the modelsim-altera 6.5b (Quartus-II 9.1) version and Xilinx ISE design environment 12.1 version respectively. The simulation results show the comparison of reduced number of transitions between the test patterns, which are generated by the proposed and existing systems. From the implementation results, it is verified that the proposed method gives better power reduction compared to the exiting method.

Keywords: TPG BIST, LP-LFSR, Switching activity

Edition: Volume 3 Issue 11, November 2014

Pages: 159 - 164

Share this Article

How to Cite this Article?

Nelli Shireesha, Katakam Divya, "Analysis of Low Power Test Pattern Generator by Using Low Power Linear Feedback Shift Register (LP-LFSR)", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=OCT14815, Volume 3 Issue 11, November 2014, 159 - 164

52 PDF Views | 43 PDF Downloads

Download Article PDF



Similar Articles with Keyword 'LP-LFSR'

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 159 - 164

Analysis of Low Power Test Pattern Generator by Using Low Power Linear Feedback Shift Register (LP-LFSR)

Nelli Shireesha, Katakam Divya

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 2 Issue 8, August 2013

Pages: 165 - 170

Implementation of Low Power Test Pattern Generator Using LFSR

K. Supriya, B. Rekha

Share this Article

Similar Articles with Keyword 'Switching activity'

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015

Pages: 1391 - 1395

A New Methodology for Reducing Switching Activity in Serial Links of SoC

Binny P. Yohannan, Ajeesh A.V.

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014

Pages: 2094 - 2098

Design of Advanced Configurable Radix-4 Booth Multiplier for Low Power and High Speed Applications

Sareddy Swathi, P. Sandhya Rani

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 159 - 164

Analysis of Low Power Test Pattern Generator by Using Low Power Linear Feedback Shift Register (LP-LFSR)

Nelli Shireesha, Katakam Divya

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015

Pages: 2374 - 2378

Circuit under Test Verification with MSIC Test Pattern Generator

Parvathy Chandra, Vishnu V. S.

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 2 Issue 8, August 2013

Pages: 165 - 170

Implementation of Low Power Test Pattern Generator Using LFSR

K. Supriya, B. Rekha

Share this Article
Top