Abstract of A Review on Reversible Logic Gate Multipliers
International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Open Access | Fully Refereed | Peer Reviewed

ISSN: 2319-7064

Downloads: 103

Review Papers | Electronics & Communication Engineering | India | Volume 3 Issue 10, October 2014

A Review on Reversible Logic Gate Multipliers

Supreetha Rao, Supreetha M, Vidya Venkatesh, Prajna

The efficient low power and small area multipliers in the digital circuits for the emerging technology are of more interest these days. Hence designing of the multipliers with the factors of low power, area and delay is dominant. For this purpose the reversible logic multipliers are designed in advantage over that of conventional multipliers. This paper describes the comparative analysis of different reversible logic gate multipliers in terms of number gates, number of garbage inputs, garbage outputs and quantum cost. Each of the multipliers operation can be generalized for NxN bit multiplication of their advantages.

Keywords: multipliers, reversible logic, garbage output, garbage input, quantum cost

Edition: Volume 3 Issue 10, October 2014

Pages: 2286 - 2288

Share this Article

How to Cite this Article?

Supreetha Rao, Supreetha M, Vidya Venkatesh, Prajna, "A Review on Reversible Logic Gate Multipliers", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=OCT14757, Volume 3 Issue 10, October 2014, 2286 - 2288

Enter Your Email Address


Similar Articles with Keyword 'multipliers'

Downloads: 1 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Student Project, Electronics & Communication Engineering, India, Volume 10 Issue 9, September 2021

Pages: 122 - 125

Design of 256 x 256 bit Vedic Multiplier

Aishwarya K M, Dr. Kiran V

Share this Article

Downloads: 99

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 3033 - 3036

FIR Interpolation Filter for Multi-Standard Digital Up Converter Using FPGA

Chaithra M. R., Yashwanth N

Share this Article

Similar Articles with Keyword 'reversible logic'

Downloads: 105

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 4, April 2016

Pages: 2433 - 2438

A Novel Design of Low Power 4:2 Compressor using Adiabatic Logic

Shaswat Singh Bhardwaj, Vishal Moyal

Share this Article

Downloads: 106

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 12, December 2014

Pages: 1100 - 1102

Design and Implementation BCD adder Using Integrated Qubit Gates for Quantum Applications

G. Sivakrishna, K. Amarnath, S. Madhava Rao

Share this Article

Similar Articles with Keyword 'garbage output'

Downloads: 106

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 12, December 2014

Pages: 1100 - 1102

Design and Implementation BCD adder Using Integrated Qubit Gates for Quantum Applications

G. Sivakrishna, K. Amarnath, S. Madhava Rao

Share this Article

Downloads: 113 | Monthly Hits: ⮙1

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 2218 - 2222

A Power Efficient Design of Reversible RAM Using Pseudo Reed-Muller Expression

Shibinu A. R, Rajkumar.P

Share this Article

Similar Articles with Keyword 'quantum cost'

Downloads: 106

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 12, December 2014

Pages: 1100 - 1102

Design and Implementation BCD adder Using Integrated Qubit Gates for Quantum Applications

G. Sivakrishna, K. Amarnath, S. Madhava Rao

Share this Article

Downloads: 113 | Monthly Hits: ⮙1

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 2218 - 2222

A Power Efficient Design of Reversible RAM Using Pseudo Reed-Muller Expression

Shibinu A. R, Rajkumar.P

Share this Article
Top