International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Open Access | Double Blind Reviewed

ISSN: 2319-7064


Downloads: 109

Research Paper | Electronics & Communication Engineering | India | Volume 3 Issue 11, November 2014


Low Power Security System by Using Dral

B. Rashika | R. Ramadoss


Abstract: Power dissipation in modern technologies is an important issue, and overheating is a serious concern for both manufacturer and customer. Everyday new technology which is faster, smaller and more complex is being developed. . This paper describes a side channel attack resistant coprocessor IC fabricated. The IC is being developed with both Reversible and Adiabatic logic and is been proposed with 180nm CMOS technology. . Reversible logic is used due to its less heat dissipating characteristics. Adiabatic logic (DRAL) is a design methodology for reversible logic in CMOS where the current flow through the circuit is controlled such that the energy dissipation due to switching and capacitor dissipation is minimized. It is capable of both forward encryption and reverse decryption by using AES algorithm for security applications. The Adiabatic logic with reversible technique is used and simulated in HSPICE. This technique is also used in allowing for efficient hardware reuse.


Keywords: Adiabatic logic, Reversible gates, AES algorithm, DPA, DRAL


Edition: Volume 3 Issue 11, November 2014,


Pages: 2089 - 2092


How to Download this Article?

You Need to Register Your Email Address Before You Can Download the Article PDF


How to Cite this Article?

B. Rashika, R. Ramadoss, "Low Power Security System by Using Dral", International Journal of Science and Research (IJSR), Volume 3 Issue 11, November 2014, pp. 2089-2092, https://www.ijsr.net/get_abstract.php?paper_id=OCT141385

Similar Articles with Keyword 'Adiabatic logic'

Downloads: 105

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 4, April 2016

Pages: 2433 - 2438

A Novel Design of Low Power 4:2 Compressor using Adiabatic Logic

Shaswat Singh Bhardwaj | Vishal Moyal [2]

Share this Article

Downloads: 107

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 1409 - 1413

Design and Analysis of Asynchronous 16*16 Adiabatic Vedic Multiplier Using ECRL and EEAL Logic

C. S. Harmya Sreeja | N. Sri Krishna Yadav

Share this Article
Top