Research Paper | Electronics & Communication Engineering | India | Volume 3 Issue 11, November 2014
Low Power Spectral Analysis for Built in Self Test by Using System on Chip
L. Maheswari, B. V. P. Prasad
The Fast Fourier Transform Algorithm is used for Time to Frequency transform in the receiver side for spectral analysis in the communication. In the 4th Generation, the presence of multiple tones requires fine frequency tuning, which imposes the use of a large number of FFT points. FFT analysis is based on the coherent sampling, but it requires a significantly smaller number of points to make the FFT realization more suitable for on-chip built-in testing and calibration applications that require area and power efficiency. Due to large number of FFT points, more butterfly units are required that leads to large numbers of spectrum with testing complexity. Since all the processing elements are inside a single chip, there is a possible to get distortion. To get the accurate signal, we are using March C- algorithm with reconfigurable Pulse Width Controller is proposed makes way to reduce FFT points with address repetition aware process. Thus the accuracy has been maintained.
Keywords: Fast Fourier Transform FFT, coherent sampling, ADC, spectral testing
Edition: Volume 3 Issue 11, November 2014
Pages: 1723 - 1726
How to Cite this Article?
L. Maheswari, B. V. P. Prasad, "Low Power Spectral Analysis for Built in Self Test by Using System on Chip", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=OCT141289, Volume 3 Issue 11, November 2014, 1723 - 1726
96 PDF Views | 73 PDF Downloads
Similar Articles with Keyword 'Fast Fourier Transform FFT'
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014
Pages: 1723 - 1726Low Power Spectral Analysis for Built in Self Test by Using System on Chip
L. Maheswari, B. V. P. Prasad
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015
Pages: 2689 - 2691VLSI Implementation of 2048 Point FFT
Zena Vatsa, Sumaya
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014
Pages: 2159 - 2163Performance Analysis of Multi-Carrier Modulation Techniques Using FFT, DWT and DT-WPT
Chitakani Ravi Kishore, Gadhe Jayanth Reddy, Murali Mohan K.V
Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015
Pages: 2195 - 2198FFT with Minimum Hardware Utilization and Latency Using NEDA
Deepaa S S, Sheela Devi Aswathy Chandran
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 12, December 2014
Pages: 416 - 418Performance Analysis of Space Time Block Coding for Wireless System using SFT
S. B. L Sachan, Malika Singh
Similar Articles with Keyword 'ADC'
Research Paper, Electronics & Communication Engineering, Nigeria, Volume 4 Issue 6, June 2015
Pages: 2024 - 2027Refractivity Variation Effect on Radio Wave Propagation
Adegboyega Gabriel Adisa
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014
Pages: 1723 - 1726Low Power Spectral Analysis for Built in Self Test by Using System on Chip
L. Maheswari, B. V. P. Prasad
Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 9, September 2015
Pages: 1672 - 1675The Design of Multi Bit Quantizer Sigma-Delta Modulator Analog to Digital Converter
J. Snehalatha
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 5, May 2014
Pages: 671 - 674A 1.8V 8-bit 100-MS/s Pipeline ADC in 0.18?m CMOS Technology
Bharti D.Chaudhari, Priyesh P. Gandhi
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 10, October 2014
Pages: 1404 - 1410A Neighbor Coverage based Probabilistic Rebroadcast for Reducing Routing Overhead in Mobile Ad hoc Networks
Sai Naga Srujana Yellanki, K. Raja Sekhar