International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Since Year 2012 | Open Access | Fully Refereed | Peer Reviewed

ISSN: 2319-7064




Downloads: 156 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Research Paper | Electronics & Communication Engineering | India | Volume 3 Issue 11, November 2014


Nano Technology

Sagar P. More | M. A. Khan [2]


Abstract: we present a new approach using genetic algorithms, neural networks, and nano robotics concepts applied to the problem of control design for nanoassembly automation and its application in medicine. As a practical approach to validate the proposed design, we have elaborated and simulated a virtual Environment focused on control automation for nano robotics teams that exhibit collective behavior. This collective behavior is a suitable way to perform a large range of tasks and positional assembly manipulation in a complex three-dimensional workspace. We emphasize the application of such techniques as a feasible approach for the investigation of nano robotics system design in nano medicine. Theoretical and practical analyses of control modeling is one important aspect that will enable rapid development in the emerging field of nanotechnology.


Keywords: Assembly nanao manipulation, nono medicine, proposed Design, nanotechnology


Edition: Volume 3 Issue 11, November 2014,


Pages: 1339 - 1345

Nano Technology


How to Cite this Article?

Sagar P. More, M. A. Khan, "Nano Technology ", International Journal of Science and Research (IJSR), https://www.ijsr.net/get_abstract.php?paper_id=OCT141246, Volume 3 Issue 11, November 2014, 1339 - 1345, #ijsrnet

How to Share this Article?

Enter Your Email Address




Similar Articles with Keyword 'proposed Design'

Downloads: 99

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 3033 - 3036

FIR Interpolation Filter for Multi-Standard Digital Up Converter Using FPGA

Chaithra M. R. | Yashwanth N

Share this Article

Downloads: 104

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 10, October 2014

Pages: 2221 - 2224

Implementation of Low Power Ternary Logic Gates using CMOS Technology

V. T. Gaikwad [3] | Dr. P. R. Deshmukh

Share this Article


Top