International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Since Year 2012 | Open Access | Fully Refereed | Peer Reviewed

ISSN: 2319-7064




Downloads: 115

Research Paper | Electronics & Communication Engineering | India | Volume 3 Issue 11, November 2014


Design of GDI Based Low Power and High-Speed CMOS Full Adder Circuits

M. Krishna Kumar | Prof. D. Shanthi Chelliah


Abstract: Power consumption and delay are two important considerations for VLSI systems. The objective of this project is to reduce the power and to reduce the delay which increases the speed. Adders are very important components in many applications such as microprocessor and digital signal processing (DSP) architectures. Full Adder is one of the core elements. It used in many of the complex arithmetic logic circuits like multiplication, division, addition. In this paper Full Adder has been generated by the Gate Diffusion Input (GDI) technique. The proposed full adder is simulated with Tanner EDA using 0.18m CMOS Technology. By reducing the Transistor size, the power and delay are reduced. Simulation results show great improvement in terms of Power-Delay-Product (PDP).


Keywords: CMOS, GDI, XOR, XNOR, TANNER EDA


Edition: Volume 3 Issue 11, November 2014,


Pages: 1188 - 1190


How to Cite this Article?

M. Krishna Kumar, Prof. D. Shanthi Chelliah, "Design of GDI Based Low Power and High-Speed CMOS Full Adder Circuits", International Journal of Science and Research (IJSR), Volume 3 Issue 11, November 2014, pp. 1188-1190, https://www.ijsr.net/get_abstract.php?paper_id=OCT141125

How to Share this Article?

Enter Your Email Address




Similar Articles with Keyword 'CMOS'

Downloads: 0

Research Paper, Electronics & Communication Engineering, India, Volume 11 Issue 5, May 2022

Pages: 1837 - 1841

Leakage Reduction Technique for Scan Flip-Flop

Nayini Bhavani | Rahul D [12] | Bhavani Kiranmai | J. Yeshwanth Reddy

Share this Article

Downloads: 1 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Review Papers, Electronics & Communication Engineering, India, Volume 11 Issue 4, April 2022

Pages: 516 - 519

Review for Design Considerations of SAR ADC in CMOS 32 NM Technology

Monu Thool | Dr. Girish D. Korde | Prof. Anant W. Hinganikar

Share this Article


Top