International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Since Year 2012 | Open Access | Double Blind Reviewed

ISSN: 2319-7064




Downloads: 110

Research Paper | Electronics & Communication Engineering | India | Volume 3 Issue 10, October 2014


Interconnect Delay and Power Optimization Using Schmitt Trigger as Alternate Approach to Buffer Insertion

R.S.G.Bhavani | M.Manikumari


Abstract: In this thesis, we address the interconnect problem in the deep sub-micron (DSM) regime. In VLSI interconnects to restore the input signal affected by the parasitic buffers are placed in between interconnects. But buffers has a certain switching time that contribute the overall signal delay and crosstalk delay. The designs of sized logic and repeater insertion for improved delay, power and placement are implemented by using both Schmitt trigger and buffer insertion. In this work replacement of sized logic with buffers with Schmitt trigger based on sizing is proposed for the signal restoration and to reduce delay. Because of adjustable threshold voltage Vth of Schmitt trigger the delay and power can be reduced in interconnects when compared to buffers. HSPICE simulations are carried out for the different PTM based on sized logic shows that Schmitt trigger with sized logic gives 12.45 % less delay when compared to buffer sized logic and also average power reduced to 5.09 % in case of Schmitt trigger when compared to sized logic of buffer.


Keywords: Delay, DSM, Interconnects, power, Repeater, Schmitt trigger, sized logic


Edition: Volume 3 Issue 10, October 2014,


Pages: 484 - 488


How to Cite this Article?

R.S.G.Bhavani, M.Manikumari, "Interconnect Delay and Power Optimization Using Schmitt Trigger as Alternate Approach to Buffer Insertion ", International Journal of Science and Research (IJSR), Volume 3 Issue 10, October 2014, pp. 484-488, https://www.ijsr.net/get_abstract.php?paper_id=OCT14111

How to Share this Article?






Similar Articles with Keyword 'Delay'

Downloads: 1

Research Paper, Electronics & Communication Engineering, India, Volume 10 Issue 7, July 2021

Pages: 1498 - 1500

Design of Efficient Braun Multiplier for Arithmetic Applications

Telagamalla Gopi [2]

Share this Article

Downloads: 1 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Review Papers, Electronics & Communication Engineering, India, Volume 11 Issue 4, April 2022

Pages: 516 - 519

Review for Design Considerations of SAR ADC in CMOS 32 NM Technology

Monu Thool | Dr. Girish D. Korde | Prof. Anant W. Hinganikar

Share this Article


Top