Detection of Soft Errors in Majority Logic Decoding of Euclidean Geometry Low Density Parity Check (EG-LDPC) Codes
International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Open Access | Fully Refereed | Peer Reviewed International Journal

ISSN: 2319-7064

Downloads: 125

Research Paper | Electronics & Communication Engineering | India | Volume 5 Issue 6, June 2016

Detection of Soft Errors in Majority Logic Decoding of Euclidean Geometry Low Density Parity Check (EG-LDPC) Codes

Prashant Puri Goswami, Pankaj M Gulhane

In modern scenario demands for nano-devices has been increased. But the problem with these devices is that they are more prone to soft errors, especially nano-memory devices. A fault secure memory system can be implemented by using majority logic decoder. This is beneficial because majority logic decoding can be implemented serially with simple hardware but decoding time is large, in memory application memory access time increases because of this. The suggested method checks whether a word under scrutiny has errors in the first three iteration of majority logic decoding and if there are no errors decoding ends without completing the rest of the iteration. Since most words in memory will be error free, the average decoding time is greatly reduced. In this paper this technique is applied to a class of Euclidean geometry low density parity check (EG-LDPC) codes that are one-step majority logic decodable. The results obtained shows that this technique can be applied in EG-LDPC effectctively.

Keywords: LDPC, EG-LDPC, DS-LDPC, ECC, VHDL

Edition: Volume 5 Issue 6, June 2016

Pages: 1444 - 1446

Share this Article

How to Cite this Article?

Prashant Puri Goswami, Pankaj M Gulhane, "Detection of Soft Errors in Majority Logic Decoding of Euclidean Geometry Low Density Parity Check (EG-LDPC) Codes", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=NOV164541, Volume 5 Issue 6, June 2016, 1444 - 1446

Enter Your Email Address




Similar Articles with Keyword 'LDPC'

Downloads: 104

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 3, March 2016

Pages: 2240 - 2243

Implementation of Data Encoding Techniques for Reducing Area, Power Consumption in Network-on-Chip for LDPC Applications

Vijaykumar Jadhav, K. Sujata

Share this Article

Downloads: 105

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 12, December 2015

Pages: 1451 - 1453

Hardware Implementation of Min-Sum Decoder for Low Density Parity Check Codes

Mamta Prakash, Girraj Prasad Rathore

Share this Article

Downloads: 107

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 2745 - 2749

An Efficient Low Latency Low Complexity Architecture for Matching of Information Coded with Error-Correcting Codes

Sankareswari.M, Udhayakumar.S

Share this Article

Downloads: 107 | Monthly Hits: ⮙15

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 1, January 2015

Pages: 1518 - 1521

A Review of Physical Layer of Mobile WiMAX System and OFDM

Kavita Dave, Hemant Dhabhai

Share this Article

Downloads: 107

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1933 - 1936

A Method of Error Detection and Correction Using Euclidean Geometry Low Density Parity Check Codes

Vrinda S Anand, Sukanya Sundaresh

Share this Article

Similar Articles with Keyword 'EG-LDPC'

Downloads: 107

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1933 - 1936

A Method of Error Detection and Correction Using Euclidean Geometry Low Density Parity Check Codes

Vrinda S Anand, Sukanya Sundaresh

Share this Article

Downloads: 122

Survey Paper, Electronics & Communication Engineering, India, Volume 5 Issue 6, June 2016

Pages: 662 - 665

A Brief Review on Soft Errors and LDPC Codes

Prashant Puri Goswami, Pankaj M Gulhane

Share this Article

Downloads: 125

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 6, June 2016

Pages: 1444 - 1446

Detection of Soft Errors in Majority Logic Decoding of Euclidean Geometry Low Density Parity Check (EG-LDPC) Codes

Prashant Puri Goswami, Pankaj M Gulhane

Share this Article

Similar Articles with Keyword 'ECC'

Downloads: 103

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 878 - 884

ASIC Architectures for Implementing ECC Arithmetic over Finite Fields

Hemanth Ravindra, Jalaja S

Share this Article

Downloads: 107

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 2745 - 2749

An Efficient Low Latency Low Complexity Architecture for Matching of Information Coded with Error-Correcting Codes

Sankareswari.M, Udhayakumar.S

Share this Article

Downloads: 110

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 6 Issue 4, April 2017

Pages: 2490 - 2494

An Optimized FPGA Implementation of RSD Based ECC Processor

M. Rajeswari, M. Vijaya Laxmi

Share this Article

Downloads: 113 | Weekly Hits: ⮙2

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 1503 - 1509

Implementation of Decimal Matrix Code For Multiple Cell Upsets in Memory

Shwetha N, Shambhavi S

Share this Article

Downloads: 115 | Weekly Hits: ⮙3 | Monthly Hits: ⮙11

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 5, May 2014

Pages: 759 - 763

Isolation Enhancement of MIMO Antenna for Wireless Routers in LTE band Applications

R. Dhanalakshmi, A. Sivasankar

Share this Article

Similar Articles with Keyword 'VHDL'

Downloads: 134

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 11, November 2016

Pages: 422 - 426

An Segmentation Under Connected Components Based on Watershed Algorithm Using FPGA Processor

R. Kiruthikaa, S. Salaiselvapathy

Share this Article

Downloads: 101 | Weekly Hits: ⮙2

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015

Pages: 2468 - 2472

VHDL Implementation for Adaptive FIR filter and its Novel Application using Systolic Architecture

Ghanshyam A. Chune, Vijay Bagdi

Share this Article

Downloads: 103 | Weekly Hits: ⮙1 | Monthly Hits: ⮙2

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 3221 - 3230

Implementation of RSA Cryptosystem Using Ancient Indian Vedic Mathematics

Shahina M. Salim, Sonal A. Lakhotiya

Share this Article

Downloads: 105 | Weekly Hits: ⮙4 | Monthly Hits: ⮙20

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 3, March 2014

Pages: 642 - 645

Low Power and Area Optimized VHDL Implementation of AES

Suja Chackochan, K. Mathan

Share this Article

Downloads: 105

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 779 - 782

High Speed Advanced Encryption Standard Using Pipelining

Mradul Upadhyay, Utsav Malviya

Share this Article



Top