International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Since Year 2012 | Open Access | Fully Refereed | Peer Reviewed

ISSN: 2319-7064




Downloads: 119 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Comparative Studies | Electronics & Communication Engineering | India | Volume 5 Issue 5, May 2016


Comparison of Various Adder Designs in terms of Delay and Area

Khushboo Bais | Zoonubiya Ali [4]


Abstract: VLSI designers are constantly working towards the optimization of speed, power, and area of circuits, but practically it is difficult to optimize all at the same time. This paper presents a comparative study of the designs of parallel adders- ripple carry adder, carry look-ahead adder and Kogge-Stone adder, which have been designed using Xilinx ISE 14.7 Design Suite and synthesized for Spartan 3 FPGA. All the adders have been designed for 4-bit, 8-bit, and 16-bit operands and a comparison of delay performance and area utilization has been made as per the data obtained from the synthesis results. The effect of parallelism on speed and area of adder designs has been analysed, and it has been observed that both the parameters cannot be optimized at the same time. If parallelism is increased in order to increase the speed of operation, then it will result in large area occupancy, and if area is to be optimized then we have to adjust with the slow speed of system.


Keywords: Ripple Carry Adder RCA, Carry Look-Ahead Adder CLA, Parallel Prefix Adders PPA, Xilinx ISE, Spartan 3


Edition: Volume 5 Issue 5, May 2016,


Pages: 1292 - 1295

Comparison of Various Adder Designs in terms of Delay and Area


How to Cite this Article?

Khushboo Bais, Zoonubiya Ali, "Comparison of Various Adder Designs in terms of Delay and Area", International Journal of Science and Research (IJSR), https://www.ijsr.net/get_abstract.php?paper_id=NOV163657, Volume 5 Issue 5, May 2016, 1292 - 1295, #ijsrnet

How to Share this Article?

Enter Your Email Address




Similar Articles with Keyword 'Xilinx ISE'

Downloads: 127 | Weekly Hits: ⮙2 | Monthly Hits: ⮙2

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 3, March 2014

Pages: 108 - 112

Design and Simulation of Four Stage Pipelining Architecture Using the Verilog

Rakesh M. R

Share this Article

Downloads: 101

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 11, November 2015

Pages: 1865 - 1868

DPA Resistant AES Using a True Random Based LFSR Technique

Reenu Tomy | Vinoj P.G. [2]

Share this Article


Top