Comparison of Various Adder Designs in terms of Delay and Area
International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Open Access | Fully Refereed | Peer Reviewed International Journal

ISSN: 2319-7064

Downloads: 118 | Weekly Hits: ⮙2

Comparative Studies | Electronics & Communication Engineering | India | Volume 5 Issue 5, May 2016

Comparison of Various Adder Designs in terms of Delay and Area

Khushboo Bais, Zoonubiya Ali

VLSI designers are constantly working towards the optimization of speed, power, and area of circuits, but practically it is difficult to optimize all at the same time. This paper presents a comparative study of the designs of parallel adders- ripple carry adder, carry look-ahead adder and Kogge-Stone adder, which have been designed using Xilinx ISE 14.7 Design Suite and synthesized for Spartan 3 FPGA. All the adders have been designed for 4-bit, 8-bit, and 16-bit operands and a comparison of delay performance and area utilization has been made as per the data obtained from the synthesis results. The effect of parallelism on speed and area of adder designs has been analysed, and it has been observed that both the parameters cannot be optimized at the same time. If parallelism is increased in order to increase the speed of operation, then it will result in large area occupancy, and if area is to be optimized then we have to adjust with the slow speed of system.

Keywords: Ripple Carry Adder RCA, Carry Look-Ahead Adder CLA, Parallel Prefix Adders PPA, Xilinx ISE, Spartan 3

Edition: Volume 5 Issue 5, May 2016

Pages: 1292 - 1295

Share this Article

How to Cite this Article?

Khushboo Bais, Zoonubiya Ali, "Comparison of Various Adder Designs in terms of Delay and Area", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=NOV163657, Volume 5 Issue 5, May 2016, 1292 - 1295

Enter Your Email Address




Similar Articles with Keyword 'Ripple Carry Adder RCA'

Downloads: 118 | Weekly Hits: ⮙2

Comparative Studies, Electronics & Communication Engineering, India, Volume 5 Issue 5, May 2016

Pages: 1292 - 1295

Comparison of Various Adder Designs in terms of Delay and Area

Khushboo Bais, Zoonubiya Ali

Share this Article

Downloads: 128

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 3, March 2014

Pages: 455 - 458

Design of Parallel Linear Phase FIR Digital Filter of Odd Length based on Fast FIR Algorithm

Md Raju Ali, Jobbin Abraham Ben

Share this Article

Similar Articles with Keyword 'Xilinx ISE'

Downloads: 121 | Monthly Hits: ⮙1

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 3, March 2014

Pages: 108 - 112

Design and Simulation of Four Stage Pipelining Architecture Using the Verilog

Rakesh M. R

Share this Article

Downloads: 101 | Weekly Hits: ⮙2

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015

Pages: 2468 - 2472

VHDL Implementation for Adaptive FIR filter and its Novel Application using Systolic Architecture

Ghanshyam A. Chune, Vijay Bagdi

Share this Article

Downloads: 101

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 11, November 2015

Pages: 1865 - 1868

DPA Resistant AES Using a True Random Based LFSR Technique

Reenu Tomy, Vinoj P.G.

Share this Article

Downloads: 105 | Weekly Hits: ⮙4 | Monthly Hits: ⮙20

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 3, March 2014

Pages: 642 - 645

Low Power and Area Optimized VHDL Implementation of AES

Suja Chackochan, K. Mathan

Share this Article

Downloads: 105 | Weekly Hits: ⮙2 | Monthly Hits: ⮙10

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 1527 - 1531

Design of High Speed 32 Bit Multiplier Architecture Using Vedic Mathematics and Compressors

Deepak Kurmi, V. B. Baru

Share this Article

Similar Articles with Keyword 'Spartan 3'

Downloads: 103

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1862 - 1867

FPGA Based Architecture for High Performance SRAM Based TCAM for Search Operations

Lekshmipriya S., Suby Varghese

Share this Article

Downloads: 109 | Weekly Hits: ⮙4 | Monthly Hits: ⮙12

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 2600 - 2606

Design and Implementation of Galios Field Based AES-256 Algorithm for Optimized Cryptosystem

Veerendra Babu Dara, P. Sankara Rao

Share this Article

Downloads: 113 | Weekly Hits: ⮙1 | Monthly Hits: ⮙9

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1955 - 1959

A High Quality Image Scaling Processor With Reduced Memory

Amal Mole.S, Sarath Raj.S

Share this Article

Downloads: 115

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 12, December 2016

Pages: 1648 - 1652

Design and Implementation of High Performance Multiplier Using HDL

Prajakta P. Chaure, G. D. Dalvi

Share this Article

Downloads: 116

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 2933 - 2937

Design and Analysis of Low Power High Speed Area Efficient Multipliers using Compressors on FPGA

Ch. Naga Srinivasa Rao, K. V. B. Chandra Sekhar Rao

Share this Article



Top