Comparison of Various Adder Designs in terms of Delay and Area
International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Open Access | Fully Refereed | Peer Reviewed International Journal

ISSN: 2319-7064

Comparative Studies | Electronics & Communication Engineering | India | Volume 5 Issue 5, May 2016

Comparison of Various Adder Designs in terms of Delay and Area

Khushboo Bais, Zoonubiya Ali

VLSI designers are constantly working towards the optimization of speed, power, and area of circuits, but practically it is difficult to optimize all at the same time. This paper presents a comparative study of the designs of parallel adders- ripple carry adder, carry look-ahead adder and Kogge-Stone adder, which have been designed using Xilinx ISE 14.7 Design Suite and synthesized for Spartan 3 FPGA. All the adders have been designed for 4-bit, 8-bit, and 16-bit operands and a comparison of delay performance and area utilization has been made as per the data obtained from the synthesis results. The effect of parallelism on speed and area of adder designs has been analysed, and it has been observed that both the parameters cannot be optimized at the same time. If parallelism is increased in order to increase the speed of operation, then it will result in large area occupancy, and if area is to be optimized then we have to adjust with the slow speed of system.

Keywords: Ripple Carry Adder RCA, Carry Look-Ahead Adder CLA, Parallel Prefix Adders PPA, Xilinx ISE, Spartan 3

Edition: Volume 5 Issue 5, May 2016

Pages: 1292 - 1295

Share this Article

How to Cite this Article?

Khushboo Bais, Zoonubiya Ali, "Comparison of Various Adder Designs in terms of Delay and Area", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=NOV163657, Volume 5 Issue 5, May 2016, 1292 - 1295

106 PDF Views | 93 PDF Downloads

Download Article PDF



Similar Articles with Keyword 'Ripple Carry Adder RCA'

Comparative Studies, Electronics & Communication Engineering, India, Volume 5 Issue 5, May 2016

Pages: 1292 - 1295

Comparison of Various Adder Designs in terms of Delay and Area

Khushboo Bais, Zoonubiya Ali

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 3, March 2014

Pages: 455 - 458

Design of Parallel Linear Phase FIR Digital Filter of Odd Length based on Fast FIR Algorithm

Md Raju Ali, Jobbin Abraham Ben

Share this Article

Similar Articles with Keyword 'Xilinx ISE'

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 3, March 2014

Pages: 108 - 112

Design and Simulation of Four Stage Pipelining Architecture Using the Verilog

Rakesh M. R

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015

Pages: 2468 - 2472

VHDL Implementation for Adaptive FIR filter and its Novel Application using Systolic Architecture

Ghanshyam A. Chune, Vijay Bagdi

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 8, August 2014

Pages: 1933 - 1935

Efficient design for VLSI Architecture using OFDM

Lalit Mishra, Chandrakant Mishra, Sweta Singh

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 9, September 2015

Pages: 1325 - 1327

A Low Power Highly Applicable Approach for Caches Based on STT-RAM Technology

Neethu Anna Sabu, Sreeja K. A.

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 9, September 2015

Pages: 1332 - 1335

Low Power Self-Timed TCAM Based on Overlapped Search Mechanism with IP Filter Implementation

Jerrin Paul M, Hazel Elsa John

Share this Article

Similar Articles with Keyword 'Spartan 3'

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1862 - 1867

FPGA Based Architecture for High Performance SRAM Based TCAM for Search Operations

Lekshmipriya S., Suby Varghese

Share this Article

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1955 - 1959

A High Quality Image Scaling Processor With Reduced Memory

Amal Mole.S, Sarath Raj.S

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 12, December 2016

Pages: 1648 - 1652

Design and Implementation of High Performance Multiplier Using HDL

Prajakta P. Chaure, G. D. Dalvi

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014

Pages: 1815 - 1819

Implementation of AES Algorithm in a Microblaze Processor Using System C

Rudo Duri, T. Madhavi Kumari

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 2933 - 2937

Design and Analysis of Low Power High Speed Area Efficient Multipliers using Compressors on FPGA

Ch. Naga Srinivasa Rao, K. V. B. Chandra Sekhar Rao

Share this Article
Top