Research Paper | Electronics & Communication Engineering | India | Volume 5 Issue 5, May 2016
Razor Based Low-Power Multiplier with Variable Latency Design
Sagar Latti | T C Thanuja 
Abstract: Digital multipliers are the most critical part of the digital systems. The overall performance of the Digital system depends on the speed of the multipliers. Due to Aging effects like negative bias temperature instability in pMOS transistor when it is under negative bias, increases the threshold voltage of the transistor hence the speed of the multiplier reduces, a similar positive bias temperature instability effect occurs in nMOS transistor, when it is under positive bias. Hence it is required to design a reliable low power high performance multiplier. In this paper we propose a Razor based low power multiplier with variable latency design. In this multiplier the performance degradation due to the aging effect can be minimized using Adaptive Hold Logic. This logic is applied to column and row bypassing multipliers.
Keywords: Hold Logic, Column bypassing multiplier, Razor flip-flop, Row bypassing multiplier, Variable latency design
Edition: Volume 5 Issue 5, May 2016,
Pages: 1346 - 1349
How to Cite this Article?
Sagar Latti, T C Thanuja, "Razor Based Low-Power Multiplier with Variable Latency Design", International Journal of Science and Research (IJSR), https://www.ijsr.net/get_abstract.php?paper_id=NOV163600, Volume 5 Issue 5, May 2016, 1346 - 1349, #ijsrnet
How to Share this Article?
Similar Articles with Keyword 'Hold Logic'
Low Power Variable Latency Multiplier With AH Logic
Roobitha Nujum | Jini Cheriyan 
Design of Bi-directional Switching Circuit to Generate Odd Parity Bits for Decimal Numbers Expressed in BCD Code Using Single Electron Device Based Threshold Logic Gates
Dr. Jayanta Gope | Krishnendu Saha