M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 5 Issue 5, May 2016
FPGA Implementation of AHB to APB Protocol
Sowmya Aithal, Dr. J. S. Baligar, Guruprasad S. P.
The field of technology is evolving at a very fast pace. The competition is very intense. So the need of the hour is to produce efficient system. In accomplishing this objective we are required to establish better interaction among all the components of the system. This requirement is fulfilled by the Advanced Microcontroller Bus Architecture (AMBA) protocol from Advanced RISC Machines (ARM).The AMBA is the on-chip standard for the communication among components in Application Specific Integrated Circuits (ASIC) or System on Chip (SoC). This paper focuses on the 2 protocols of AMBA which are Advanced High Performance Bus (AHB) and Advanced Peripheral Bus (APB) and the APB bridge. The coding is done in Verilog synthesis on Xilinx 14.7 ISE and simulation on ISim simulator and FPGA implementation on Spartan 3
Keywords: AMBA, APB bridge, AHB, APB, IP, SoC, Verilog, VLSI,
Edition: Volume 5 Issue 5, May 2016
Pages: 1572 - 1574
How to Cite this Article?
Sowmya Aithal, Dr. J. S. Baligar, Guruprasad S. P., "FPGA Implementation of AHB to APB Protocol", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=NOV163562, Volume 5 Issue 5, May 2016, 1572 - 1574
112 PDF Views | 89 PDF Downloads
Similar Articles with Keyword 'AMBA'
Research Paper, Electronics & Communication Engineering, India, Volume 2 Issue 4, April 2013
Pages: 157 - 159Interfacing between High Performance Drivers and Low Power Devices using ABP Bridge
N. Sudhakar, M. Kiran Kumar
Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015
Pages: 866 - 868Design and Implementation of Efficient FSM for AHB Master and Arbiter
Muzammel Hoque, Owais Shah
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015
Pages: 1297 - 1302Design and Implementation of Efficient FSM for AHB Master and Arbiter
Muzammel Hoque, Owais Shah
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 5 Issue 5, May 2016
Pages: 1572 - 1574FPGA Implementation of AHB to APB Protocol
Sowmya Aithal, Dr. J. S. Baligar, Guruprasad S. P.
Research Paper, Electronics & Communication Engineering, India, Volume 2 Issue 3, March 2013
Pages: 57 - 60Design of AMBA 3.0 (AXI) Bus Based System on Chip Communication Protocol
P. Akhila, K. Ch. Prathap Kumar M
Similar Articles with Keyword 'AHB'
Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015
Pages: 866 - 868Design and Implementation of Efficient FSM for AHB Master and Arbiter
Muzammel Hoque, Owais Shah
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015
Pages: 1297 - 1302Design and Implementation of Efficient FSM for AHB Master and Arbiter
Muzammel Hoque, Owais Shah
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 5 Issue 5, May 2016
Pages: 1572 - 1574FPGA Implementation of AHB to APB Protocol
Sowmya Aithal, Dr. J. S. Baligar, Guruprasad S. P.
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 4, April 2014
Pages: 352 - 355Design and Analysis of Open Core Protocol for the On Chip Bus Using VHDL
Naseer Rasool. T, Shaik Jaffar, Shaik Saheb Basha
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014
Pages: 2125 - 2128ARM Advanced High-Performance Bus Complaint Inter Integrated Circuit
Prabhakar. K, Gowda. R. M. C.
Similar Articles with Keyword 'APB'
Research Paper, Electronics & Communication Engineering, India, Volume 2 Issue 4, April 2013
Pages: 157 - 159Interfacing between High Performance Drivers and Low Power Devices using ABP Bridge
N. Sudhakar, M. Kiran Kumar
Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015
Pages: 866 - 868Design and Implementation of Efficient FSM for AHB Master and Arbiter
Muzammel Hoque, Owais Shah
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015
Pages: 1297 - 1302Design and Implementation of Efficient FSM for AHB Master and Arbiter
Muzammel Hoque, Owais Shah
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 5 Issue 5, May 2016
Pages: 1572 - 1574FPGA Implementation of AHB to APB Protocol
Sowmya Aithal, Dr. J. S. Baligar, Guruprasad S. P.
Similar Articles with Keyword 'IP'
Informative Article, Electronics & Communication Engineering, India, Volume 4 Issue 10, October 2015
Pages: 188 - 191Realization of Smart City Using 5G Cognitive Radio
Lalit Chettri, Syed Sazad
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 3, March 2014
Pages: 108 - 112Design and Simulation of Four Stage Pipelining Architecture Using the Verilog
Rakesh M. R
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 3, March 2015
Pages: 130 - 134Segmentation of Touching Characters in Indian Scripts
B. Hari Kumar, N. Sateesh
Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 11, November 2016
Pages: 422 - 426An Segmentation Under Connected Components Based on Watershed Algorithm Using FPGA Processor
R. Kiruthikaa, S. Salaiselvapathy
Research Paper, Electronics & Communication Engineering, India, Volume 9 Issue 12, December 2020
Pages: 1153 - 1157Comparison of Fuzzy Logic and Neuro Fuzzy Air Purifying System
Tamsa, Amrit Kaur Bhullar
Similar Articles with Keyword 'SoC'
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015
Pages: 2517 - 2520Communication between Multiple Resources Using Arbiter Design
Shital S. Horte, Dr. D. V. Padole
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014
Pages: 2202 - 2204FPGA Implementation of Motion Feature Extraction Employing Pipelined Architecture
M. Nivethitha, B. Venkataramanaiah
Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 1, January 2016
Pages: 1501 - 1504Sleep Apnea Patients Monitoring Using Mobile Phone
Nilam Maske, Dr. A. N. Gaikwad
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 1, January 2015
Pages: 2744 - 2748Hand Geometry as a Biometric for Human Identification
Rahul C. Bakshe, Dr. A. M. Patil
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 10, October 2015
Pages: 910 - 914Enhanced Way Tagged Cache Design Using Partial Tag Bloom Filter for Low Level (L2) Cache
Shaima Ibrahim, Sumi Babu
Similar Articles with Keyword 'Verilog'
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 3, March 2014
Pages: 108 - 112Design and Simulation of Four Stage Pipelining Architecture Using the Verilog
Rakesh M. R
Research Paper, Electronics & Communication Engineering, India, Volume 2 Issue 7, July 2013
Pages: 264 - 267Implementation of an Arithmetic Logic Unit using Area Efficient Carry Look-Ahead Adder and Booths Multiplier
Sarwagya Chaudhary
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015
Pages: 878 - 884ASIC Architectures for Implementing ECC Arithmetic over Finite Fields
Hemanth Ravindra, Jalaja S
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 9, September 2015
Pages: 1799 - 1802Single Phase Clock Distribution using Low Power VLSI Technology
Krishna Naik Dungavath, Dr V. Vijayalakshmi
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014
Pages: 2425 - 2430Implementation of Core-Lock Mechanism as A Data Synchronization Method in Embedded Multi-Core Systems
Megha.S, Dr C R Byrareddy
Similar Articles with Keyword 'VLSI,'
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015
Pages: 2561 - 2564Statistical Simulation for BIST Architecture using Cognitive Principles
Shradha Khemka
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015
Pages: 1843 - 1847Design of 8 x 8 Vedic Multiplier using Quaternary-Logic & Pipelining Architecture
Vivek D. Wanjari, Prof. R. N. Mandavgane, Prof. Shailesh Sakhare
Comparative Studies, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014
Pages: 764 - 767Design Low Power 10t and Comparison 16t, 14t and 11t Full Adder Using Invariant Parameter at 45nm Technology
Umashankar Dhepra, Rajkumar Gehlot
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015
Pages: 2827 - 2831Analysis of Modified Hybrid Full Adder with High Speed
Jigyasa, Kumar Saurabh
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014
Pages: 901 - 904Low Power 8 Bit quantum ALU Implementation Using Reversible Logic Structure
Vijay G. Roy, P. R. Indurkar, D. M. Khatri