M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 5 Issue 5, May 2016
FPGA Implementation of AHB to APB Protocol
Sowmya Aithal, Dr. J. S. Baligar, Guruprasad S. P.
The field of technology is evolving at a very fast pace. The competition is very intense. So the need of the hour is to produce efficient system. In accomplishing this objective we are required to establish better interaction among all the components of the system. This requirement is fulfilled by the Advanced Microcontroller Bus Architecture (AMBA) protocol from Advanced RISC Machines (ARM).The AMBA is the on-chip standard for the communication among components in Application Specific Integrated Circuits (ASIC) or System on Chip (SoC). This paper focuses on the 2 protocols of AMBA which are Advanced High Performance Bus (AHB) and Advanced Peripheral Bus (APB) and the APB bridge. The coding is done in Verilog synthesis on Xilinx 14.7 ISE and simulation on ISim simulator and FPGA implementation on Spartan 3
Keywords: AMBA, APB bridge, AHB, APB, IP, SoC, Verilog, VLSI,
Edition: Volume 5 Issue 5, May 2016
Pages: 1572 - 1574
How to Cite this Article?
Sowmya Aithal, Dr. J. S. Baligar, Guruprasad S. P., "FPGA Implementation of AHB to APB Protocol", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=NOV163562, Volume 5 Issue 5, May 2016, 1572 - 1574
25 PDF Views | 25 PDF Downloads
Similar Articles with Keyword 'AMBA'
Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015
Pages: 866 - 868Design and Implementation of Efficient FSM for AHB Master and Arbiter
Muzammel Hoque, Owais Shah
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015
Pages: 1297 - 1302Design and Implementation of Efficient FSM for AHB Master and Arbiter
Muzammel Hoque, Owais Shah
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 5 Issue 5, May 2016
Pages: 1572 - 1574FPGA Implementation of AHB to APB Protocol
Sowmya Aithal, Dr. J. S. Baligar, Guruprasad S. P.
Research Paper, Electronics & Communication Engineering, China, Volume 3 Issue 4, April 2014
Pages: 338 - 343Shamba Web Based System (SWBS) Implementation on Sensor Design in Irrigation Control Monitoring System
Lewis Ndaro, Wang Liqiang
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 5, May 2014
Pages: 488 - 490Comparing the Two Different Generations of AMBA Based Protocols: AHB vs AXI
Medha Chhillar, Geeta Yadav, Neeraj Kr. Shukla
Similar Articles with Keyword 'AHB'
Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015
Pages: 866 - 868Design and Implementation of Efficient FSM for AHB Master and Arbiter
Muzammel Hoque, Owais Shah
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015
Pages: 1297 - 1302Design and Implementation of Efficient FSM for AHB Master and Arbiter
Muzammel Hoque, Owais Shah
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 5 Issue 5, May 2016
Pages: 1572 - 1574FPGA Implementation of AHB to APB Protocol
Sowmya Aithal, Dr. J. S. Baligar, Guruprasad S. P.
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 4, April 2014
Pages: 352 - 355Design and Analysis of Open Core Protocol for the On Chip Bus Using VHDL
Naseer Rasool. T, Shaik Jaffar, Shaik Saheb Basha
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014
Pages: 2125 - 2128ARM Advanced High-Performance Bus Complaint Inter Integrated Circuit
Prabhakar. K, Gowda. R. M. C.
Similar Articles with Keyword 'APB'
Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015
Pages: 866 - 868Design and Implementation of Efficient FSM for AHB Master and Arbiter
Muzammel Hoque, Owais Shah
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015
Pages: 1297 - 1302Design and Implementation of Efficient FSM for AHB Master and Arbiter
Muzammel Hoque, Owais Shah
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 5 Issue 5, May 2016
Pages: 1572 - 1574FPGA Implementation of AHB to APB Protocol
Sowmya Aithal, Dr. J. S. Baligar, Guruprasad S. P.
Similar Articles with Keyword 'IP'
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014
Pages: 1842 - 1847A Novel Mac Based Congestion Control System for VANET with Adaptive Routing
Mahanthgouda, Sridhara. K
Research Paper, Electronics & Communication Engineering, India, Volume 9 Issue 7, July 2020
Pages: 670 - 675A Raspberry Pi-based Safety System for Women Security using IoT
Bhuvaneshwari Mehtre
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015
Pages: 2533 - 2535A Compact Broadband Rectangular Microstrip Antenna with Slotted Ground
Rathod Pratik, Sanyog Rawat
Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015
Pages: 866 - 868Design and Implementation of Efficient FSM for AHB Master and Arbiter
Muzammel Hoque, Owais Shah
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014
Pages: 2482 - 2487Robust Recovery of Data in Multiple Sink Wireless Sensor Network
Jyothi.K, Sridhar K
Similar Articles with Keyword 'SoC'
Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015
Pages: 866 - 868Design and Implementation of Efficient FSM for AHB Master and Arbiter
Muzammel Hoque, Owais Shah
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 11, November 2015
Pages: 1503 - 1506Implementation of KL Algorithm for Partitioning using Perl
Swapnil D. Ninawe, Pranali D. Surkar
Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015
Pages: 1937 - 1941Re-Configurable Built In Self Repair scheme in Ram for Yield Improvement
Tessy M John, Dhanya Oommen
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 10, October 2015
Pages: 910 - 914Enhanced Way Tagged Cache Design Using Partial Tag Bloom Filter for Low Level (L2) Cache
Shaima Ibrahim, Sumi Babu
Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015
Pages: 1391 - 1395A New Methodology for Reducing Switching Activity in Serial Links of SoC
Binny P. Yohannan, Ajeesh A.V.
Similar Articles with Keyword 'Verilog'
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015
Pages: 1846 - 1849Design of E2 Framer and Deframer
C. Sudhakar, Sri M. Madhu Babu
Review Papers, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014
Pages: 1378 - 1381Design and Analysis of Double Precision Floating Point Division Operator Based on CORDIC Algorithm
Chetan Dudhagave, Hari Krishna Moorthy
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015
Pages: 1527 - 1531Design of High Speed 32 Bit Multiplier Architecture Using Vedic Mathematics and Compressors
Deepak Kurmi, V. B. Baru
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015
Pages: 1350 - 1355Implementation, Simulation and Synthesis of RSA Cryptosystem
Rafeek Alas, Dr. Kiran Bailey
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015
Pages: 2099 - 2100Improved 3D Display by Ghost Image Reduction Technique Using Verilog
Amirtha Virgin.A, Durga Devi.M
Similar Articles with Keyword 'VLSI,'
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015
Pages: 2561 - 2564Statistical Simulation for BIST Architecture using Cognitive Principles
Shradha Khemka
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015
Pages: 1527 - 1531Design of High Speed 32 Bit Multiplier Architecture Using Vedic Mathematics and Compressors
Deepak Kurmi, V. B. Baru
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015
Pages: 2827 - 2831Analysis of Modified Hybrid Full Adder with High Speed
Jigyasa, Kumar Saurabh
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015
Pages: 2997 - 3000Area Efficient architecture for 64 bit CSLA using Sum and Carry Generation Unit
Mahadev Bobade, M. N. Kakatkar
Comparative Studies, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014
Pages: 764 - 767Design Low Power 10t and Comparison 16t, 14t and 11t Full Adder Using Invariant Parameter at 45nm Technology
Umashankar Dhepra, Rajkumar Gehlot