A Novel Design of Low Power 4:2 Compressor using Adiabatic Logic
International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Open Access | Fully Refereed | Peer Reviewed International Journal

ISSN: 2319-7064



Downloads: 104 | Weekly Hits: ⮙2

Research Paper | Electronics & Communication Engineering | India | Volume 5 Issue 4, April 2016

A Novel Design of Low Power 4:2 Compressor using Adiabatic Logic

Shaswat Singh Bhardwaj, Vishal Moyal

The purpose of the project is to design an adiabatic logic based low power 42 Compressor on the application of Two Phase Clocked Adiabatic Static Logic (2PASCL) technique, which shows the lowest power dissipation between different adiabatic logic families. It works on the principle of charge reversible logic. The present technique has smallest power dissipation relative to the standard CMOS design style by using different design specification such as different input signal switching frequency and supply voltage. The simulation is performed on S-edit of Tanner tool at 90nm BSIM4 technology.

Keywords: Adiabatic logic, Sinusoidal power supply, two phase power clock, energy recovery logic, 2PASCL technique, S-edit, Odd detector, compressor

Edition: Volume 5 Issue 4, April 2016

Pages: 2433 - 2438

Share this Article

How to Cite this Article?

Shaswat Singh Bhardwaj, Vishal Moyal, "A Novel Design of Low Power 4:2 Compressor using Adiabatic Logic", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=NOV163146, Volume 5 Issue 4, April 2016, 2433 - 2438

Enter Your Registered Email Address





Similar Articles with Keyword 'Adiabatic logic'

Downloads: 104 | Weekly Hits: ⮙2

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 4, April 2016

Pages: 2433 - 2438

A Novel Design of Low Power 4:2 Compressor using Adiabatic Logic

Shaswat Singh Bhardwaj, Vishal Moyal

Share this Article

Downloads: 106 | Weekly Hits: ⮙1 | Monthly Hits: ⮙8

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 1409 - 1413

Design and Analysis of Asynchronous 16*16 Adiabatic Vedic Multiplier Using ECRL and EEAL Logic

C. S. Harmya Sreeja, N. Sri Krishna Yadav

Share this Article

Downloads: 107 | Weekly Hits: ⮙1 | Monthly Hits: ⮙12

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 1214 - 1218

Review on Different Types of Power Efficient Adiabatic Logics

Vijendra Pratap Singh, Dr. S.R.P Sinha

Share this Article

Downloads: 108 | Monthly Hits: ⮙10

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 2089 - 2092

Low Power Security System by Using Dral

B. Rashika, R. Ramadoss

Share this Article

Downloads: 114 | Weekly Hits: ⮙4

Research Paper, Electronics & Communication Engineering, India, Volume 6 Issue 1, January 2017

Pages: 2320 - 2323

Implementation of Low Power Adiabatic based Inverter for Dynamic Comparator

Heena Parveen, Vishal Moyal

Share this Article

Similar Articles with Keyword 'Sinusoidal power supply'

Downloads: 104 | Weekly Hits: ⮙2

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 4, April 2016

Pages: 2433 - 2438

A Novel Design of Low Power 4:2 Compressor using Adiabatic Logic

Shaswat Singh Bhardwaj, Vishal Moyal

Share this Article

Downloads: 146 | Weekly Hits: ⮙1 | Monthly Hits: ⮙10

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 2, February 2016

Pages: 185 - 188

Design and Implementation of Power Efficient 8:1 Multiplexer Based on Adiabatic Logic

Vijendra Pratap Singh, Dr. S. R. P. Sinha

Share this Article

Similar Articles with Keyword 'S-edit'

Downloads: 104 | Weekly Hits: ⮙2

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 4, April 2016

Pages: 2433 - 2438

A Novel Design of Low Power 4:2 Compressor using Adiabatic Logic

Shaswat Singh Bhardwaj, Vishal Moyal

Share this Article

Downloads: 105 | Weekly Hits: ⮙1 | Monthly Hits: ⮙10

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 9, September 2014

Pages: 943 - 949

Design and Analysis of CMOS Multipliers at 180nm and 350nm

Jagmeet Singh, Hardeep Singh

Share this Article

Similar Articles with Keyword 'compressor'

Downloads: 104 | Weekly Hits: ⮙2

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 4, April 2016

Pages: 2433 - 2438

A Novel Design of Low Power 4:2 Compressor using Adiabatic Logic

Shaswat Singh Bhardwaj, Vishal Moyal

Share this Article

Downloads: 105 | Weekly Hits: ⮙2 | Monthly Hits: ⮙10

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 1527 - 1531

Design of High Speed 32 Bit Multiplier Architecture Using Vedic Mathematics and Compressors

Deepak Kurmi, V. B. Baru

Share this Article

Downloads: 106 | Weekly Hits: ⮙2 | Monthly Hits: ⮙9

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 9, September 2014

Pages: 2276 - 2280

Implementation and Comparison of Tree Multiplier using Different Circuit Techniques

Subhag Yadav, Vipul Bhatnagar

Share this Article

Downloads: 111 | Weekly Hits: ⮙2 | Monthly Hits: ⮙12

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 10, October 2015

Pages: 1069 - 1074

Design for Low Power Multiplier Based On Fixed Width Replica Redundancy Block & Compressor Trees

Mariya Stephen, Vrinda

Share this Article

Downloads: 113 | Weekly Hits: ⮙4 | Monthly Hits: ⮙13

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 5 Issue 3, March 2016

Pages: 1070 - 1072

Design of the Add Multiply Operator Using Modified Booth Recorder

Sruthikeerthana V. M., Pavithra.S

Share this Article



Top