International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Since Year 2012 | Open Access | Double Blind Reviewed

ISSN: 2319-7064




Downloads: 134

Research Paper | Electronics & Communication Engineering | India | Volume 5 Issue 4, April 2016


Parasitic Capacitance Extraction of 3-D DG-Finfet with Low K Symmetric Spacer Material

Tushar N. Band | Dr. Dinesh V. Padole


Abstract: MOS devices are playing main role key in semiconductor industries. But The future limits on scaling of device is affected on MOS device. FinFET is most proposed device for nano scale industry. This technology is used beyond 50nm technology to reduce Short channel effect in MOS devices. It is designed with non-planner structure. Because of non-planar structure of FinFET parasitic capacitances (Gate oxide capacitance, overlap capacitance and fringe capacitance) makes adverse effect such as lower switching speed of device, making effect on access time, delay and Ion and Ioff of device. In this paper we proposed FinFET methodology to reduce parasitic fringe capacitance and overlap capacitance by optimizing gate side wall with low k dielectric spacer thickness and increase Ion to improve device driving capability. Threshold voltage also having impact of above parameters So device threshold voltage is reduced with low k spacer material i. e at least count of 0.0786v. The poly gate is used for front gate and back gate having work function of 4.65 to controls threshold voltage. Due to high k material leakage current increased but it is maintain using shorted dual gate technology. Our optimization in spacer material results in reducing total gate capacitance (123nF, 131nF and 123nF) and increases turn on time of device. Here 3d 20nm FinFET is design using TCAD tool (Silvaco) with monto Carlo technique.


Keywords: MOS, FinFET, CMOS, Ion, Of, Work function, TCAD, TCAD


Edition: Volume 5 Issue 4, April 2016,


Pages: 1560 - 1567


How to Cite this Article?

Tushar N. Band, Dr. Dinesh V. Padole, "Parasitic Capacitance Extraction of 3-D DG-Finfet with Low K Symmetric Spacer Material", International Journal of Science and Research (IJSR), Volume 5 Issue 4, April 2016, pp. 1560-1567, https://www.ijsr.net/get_abstract.php?paper_id=NOV162813

How to Share this Article?

Enter Your Email Address




Similar Articles with Keyword 'MOS'

Downloads: 136

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 11, November 2016

Pages: 422 - 426

An Segmentation Under Connected Components Based on Watershed Algorithm Using FPGA Processor

R. Kiruthikaa [2] | S. Salaiselvapathy

Share this Article

Downloads: 0

Research Paper, Electronics & Communication Engineering, India, Volume 11 Issue 5, May 2022

Pages: 1837 - 1841

Leakage Reduction Technique for Scan Flip-Flop

Nayini Bhavani | Rahul D [12] | Bhavani Kiranmai | J. Yeshwanth Reddy

Share this Article


Top