International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Most Trusted Research Journal Since Year 2012

ISSN: 2319-7064



M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 5 Issue 2, February 2016

An Efficient Architecture of Carry Select Adder Using Logic Formulation

Kaveri.N, Senthil Kumar.P

A conventional Carry SeLect Adder (CSLA) consists of two Ripple Carry adders (RCA) and a multiplexer. It is used to generate two sum and carry words for both Cin=1 and Cin=0 and selects correct output sum and carry according to the input carry bit. The Carry Propagation Delay (CPD) is low but the area is high due to the use of 2-RCA unit. In the existing technique, the logic operation of CSLA can be performed by using Half Sum Generator (HSG), 2-Carry Generator (CG), Carry Selector (CS) and Full Sum Generator (FSG). It has less CPD but 2-CG unit increases the delay and area. In the proposed method, the CS unit is scheduled before the generation of carry words and hence the single CG unit is enough to calculate the final output carry. It results in reduction of area by 15 % and delay by 10 %.

Keywords: Adder, Carry Generator, Carry Selector, Ripple carry adder, Carry select adder

Edition: Volume 5 Issue 2, February 2016

Pages: 1444 - 1447


How to Cite this Article?

Kaveri.N, Senthil Kumar.P, "An Efficient Architecture of Carry Select Adder Using Logic Formulation", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=NOV161471, Volume 5 Issue 2, February 2016, 1444 - 1447

29 PDF Views | 35 PDF Downloads

Download Article PDF



Similar Articles with Keyword 'Adder'

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 2737 - 2741

A Hierarchical Design of High Performance Carry Select Adder Using Reversible Logic

Amol D. Rewatkar, R. N. Mandavgane, S. R. Vaidya

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 9, September 2014

Pages: 2276 - 2280

Implementation and Comparison of Tree Multiplier using Different Circuit Techniques

Subhag Yadav, Vipul Bhatnagar

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 2827 - 2831

Analysis of Modified Hybrid Full Adder with High Speed

Jigyasa, Kumar Saurabh

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 1188 - 1190

Design of GDI Based Low Power and High-Speed CMOS Full Adder Circuits

M. Krishna Kumar, Prof. D. Shanthi Chelliah

Share this article

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1729 - 1733

Modified Reverse Converter in Residue Number System via Specific Hybrid Parallel Prefix Adders

Surumi.S, Sukanya Sundaresh

Share this article



Similar Articles with Keyword 'Ripple carry adder'

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 2737 - 2741

A Hierarchical Design of High Performance Carry Select Adder Using Reversible Logic

Amol D. Rewatkar, R. N. Mandavgane, S. R. Vaidya

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 2827 - 2831

Analysis of Modified Hybrid Full Adder with High Speed

Jigyasa, Kumar Saurabh

Share this article

Research Proposals or Synopsis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 2277 - 2280

An Improved Feedthrough Logic for Low Power and High Speed Arithmetic Circuits

Avinash Singh, Dr. Subodh Wairya

Share this article

Survey Paper, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 2339 - 2342

Delay Analysis of Parallel-Prefix Adders

Geeta Rani, Sachin Kumar

Share this article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 3, March 2015

Pages: 2204 - 2209

Comparative Analysis of Adders

Sakshi Gaur

Share this article



Similar Articles with Keyword 'Carry select adder'

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 2737 - 2741

A Hierarchical Design of High Performance Carry Select Adder Using Reversible Logic

Amol D. Rewatkar, R. N. Mandavgane, S. R. Vaidya

Share this article

Survey Paper, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 2339 - 2342

Delay Analysis of Parallel-Prefix Adders

Geeta Rani, Sachin Kumar

Share this article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 3, March 2015

Pages: 2204 - 2209

Comparative Analysis of Adders

Sakshi Gaur

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 2997 - 3000

Area Efficient architecture for 64 bit CSLA using Sum and Carry Generation Unit

Mahadev Bobade, M. N. Kakatkar

Share this article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 5 Issue 3, March 2016

Pages: 1070 - 1072

Design of the Add Multiply Operator Using Modified Booth Recorder

Sruthikeerthana V. M., Pavithra.S

Share this article
Top