International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Open Access | Fully Refereed | Peer Reviewed

ISSN: 2319-7064


Downloads: 141

Research Paper | Electronics & Communication Engineering | India | Volume 5 Issue 1, January 2016


The High Speed Multiplier by using Prefix Adder with MUX and Vedic Multiplication

Vishal Galphat, Nitin Lonbale


Abstract: In this paper, we propose a novel architecture to perform high speed Multiplier by using Kogge Stone Adders with Mux and Vedic Multiplication. The Adder employed in implementing the paper is Kogge Stone Adder by using MUX which is a parallel prefix form of Carry Look Ahead Adder & widely used adder in the industries of the present day. One of the most efficient sutra in vedic mathematics named as Urdhva Triyakbhyam strikes a difference in the actual multiplication process. Since the adder used generates the carry signal in O (logn) time, it is widely considered to be the fastest adder design possible. Proposing Kogge Stone Adder by using MUX provides less components, less path delay and better speed compare to other existing Kogge Stone Adder and other Adders. In this research, we have implemented KSA with Mux and Vedic Multiplication. This work estimates the performance of proposed design in terms of Logic and route delay. The experimental results show that the performance of KSA with MUX and Vedic Multiplication is faster compared to other Adders. The proposed algorithm is developed using verilog HDL. Implementation has been done using Xilinx 14.2, Spartan 6,


Keywords: Vedic Mathematics, UrdhvaTriyakbhyam, High Speed Kogge Stone Adder, 142 Spartan 6 Device Family


Edition: Volume 5 Issue 1, January 2016,


Pages: 173 - 177


How to Cite this Article?

Vishal Galphat, Nitin Lonbale, "The High Speed Multiplier by using Prefix Adder with MUX and Vedic Multiplication", International Journal of Science and Research (IJSR), https://www.ijsr.net/get_abstract.php?paper_id=NOV152653, Volume 5 Issue 1, January 2016, 173 - 177

How to Share this Article?

Enter Your Email Address


Similar Articles with Keyword 'Vedic Mathematics'

Downloads: 1

Student Project, Electronics & Communication Engineering, India, Volume 10 Issue 9, September 2021

Pages: 122 - 125

Design of 256 x 256 bit Vedic Multiplier

Aishwarya K M, Dr. Kiran V

Share this Article

Downloads: 61

Masters Thesis, Electronics & Communication Engineering, India, Volume 9 Issue 12, December 2020

Pages: 1042 - 1046

Renovated 32 Bit ALU Using Hybrid Techniques

Manju Davis, Uma N

Share this Article

Similar Articles with Keyword 'Vedic'

Downloads: 1

Student Project, Electronics & Communication Engineering, India, Volume 10 Issue 9, September 2021

Pages: 122 - 125

Design of 256 x 256 bit Vedic Multiplier

Aishwarya K M, Dr. Kiran V

Share this Article

Downloads: 61

Masters Thesis, Electronics & Communication Engineering, India, Volume 9 Issue 12, December 2020

Pages: 1042 - 1046

Renovated 32 Bit ALU Using Hybrid Techniques

Manju Davis, Uma N

Share this Article

Similar Articles with Keyword 'Mathematics'

Downloads: 1

Student Project, Electronics & Communication Engineering, India, Volume 10 Issue 9, September 2021

Pages: 122 - 125

Design of 256 x 256 bit Vedic Multiplier

Aishwarya K M, Dr. Kiran V

Share this Article

Downloads: 61

Masters Thesis, Electronics & Communication Engineering, India, Volume 9 Issue 12, December 2020

Pages: 1042 - 1046

Renovated 32 Bit ALU Using Hybrid Techniques

Manju Davis, Uma N

Share this Article
Top