Abstract: Design and Implementation of 8 BIT Vedic Multipliers USING HNG Gates
International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Open Access | Fully Refereed | Peer Reviewed

ISSN: 2319-7064

Downloads: 114

Research Paper | Electronics & Communication Engineering | India | Volume 4 Issue 12, December 2015

Design and Implementation of 8 BIT Vedic Multipliers USING HNG Gates

Illa Bharti, Manisha Waje

Now a days, reversible logics are emerging field in VLSI design in which Energy dissipation is an important consideration. Reversible logic is first related to energy. Researcher like Landauer states that information loss due to function irreversibility leads to energy dissipation. Thus reversibility will become an essential feature in future electronics circuit design. Reversible circuits are of high interest in applications like DSPs, low power CMOS design, nanotechnology, optical computing and quantum computing etc. The main aim and purpose of this paper is to improve the speed and power dissipation of the processor by using efficient Vedic multiplier. Vedic multiplier known as Urdhva Tiryakbhayam which means vertical and crosswise in English. This multiplier is designed and implemented using reversible logic Feynman Gate, Peres Gate and HNG gate. Feynman and Peres gates are used to implement the basic two bit multipliers and HNG gate is used as full adder for summation of the partial product generated by two bit multipliers in four bit multiplier.8*8 bit multiplier is designed using four bit multipliers and three eight bit ripple carry adders. The proposed system is designed using VHDL and implemented through Xilinx ISE 13.2 Navigator

Keywords: Vedic multiplier, Urdhva Tiryakbhayam, Reversible logic gates, Garbage outputs, Constant outputs, Xilinx Sparta 3E FPGA kit

Edition: Volume 4 Issue 12, December 2015

Pages: 2143 - 2148

Share this Article

How to Cite this Article?

Illa Bharti, Manisha Waje, "Design and Implementation of 8 BIT Vedic Multipliers USING HNG Gates", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=NOV152520, Volume 4 Issue 12, December 2015, 2143 - 2148

Enter Your Email Address


Similar Articles with Keyword 'Vedic multiplier'

Downloads: 1 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Student Project, Electronics & Communication Engineering, India, Volume 10 Issue 9, September 2021

Pages: 122 - 125

Design of 256 x 256 bit Vedic Multiplier

Aishwarya K M, Dr. Kiran V

Share this Article

Downloads: 61

Masters Thesis, Electronics & Communication Engineering, India, Volume 9 Issue 12, December 2020

Pages: 1042 - 1046

Renovated 32 Bit ALU Using Hybrid Techniques

Manju Davis, Uma N

Share this Article

Similar Articles with Keyword 'Garbage outputs'

Downloads: 103

Review Papers, Electronics & Communication Engineering, India, Volume 3 Issue 10, October 2014

Pages: 2286 - 2288

A Review on Reversible Logic Gate Multipliers

Supreetha Rao, Supreetha M, Vidya Venkatesh, Prajna

Share this Article

Downloads: 106

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 12, December 2014

Pages: 1100 - 1102

Design and Implementation BCD adder Using Integrated Qubit Gates for Quantum Applications

G. Sivakrishna, K. Amarnath, S. Madhava Rao

Share this Article

Similar Articles with Keyword 'Vedic'

Downloads: 1 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Student Project, Electronics & Communication Engineering, India, Volume 10 Issue 9, September 2021

Pages: 122 - 125

Design of 256 x 256 bit Vedic Multiplier

Aishwarya K M, Dr. Kiran V

Share this Article

Downloads: 61

Masters Thesis, Electronics & Communication Engineering, India, Volume 9 Issue 12, December 2020

Pages: 1042 - 1046

Renovated 32 Bit ALU Using Hybrid Techniques

Manju Davis, Uma N

Share this Article

Similar Articles with Keyword 'multiplier'

Downloads: 1

Research Paper, Electronics & Communication Engineering, India, Volume 10 Issue 7, July 2021

Pages: 1498 - 1500

Design of Efficient Braun Multiplier for Arithmetic Applications

Telagamalla Gopi

Share this Article

Downloads: 1 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Student Project, Electronics & Communication Engineering, India, Volume 10 Issue 9, September 2021

Pages: 122 - 125

Design of 256 x 256 bit Vedic Multiplier

Aishwarya K M, Dr. Kiran V

Share this Article

Similar Articles with Keyword 'Urdhva'

Downloads: 1 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Student Project, Electronics & Communication Engineering, India, Volume 10 Issue 9, September 2021

Pages: 122 - 125

Design of 256 x 256 bit Vedic Multiplier

Aishwarya K M, Dr. Kiran V

Share this Article

Downloads: 61

Masters Thesis, Electronics & Communication Engineering, India, Volume 9 Issue 12, December 2020

Pages: 1042 - 1046

Renovated 32 Bit ALU Using Hybrid Techniques

Manju Davis, Uma N

Share this Article

Similar Articles with Keyword 'Reversible'

Downloads: 103

Review Papers, Electronics & Communication Engineering, India, Volume 3 Issue 10, October 2014

Pages: 2286 - 2288

A Review on Reversible Logic Gate Multipliers

Supreetha Rao, Supreetha M, Vidya Venkatesh, Prajna

Share this Article

Downloads: 105

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015

Pages: 1188 - 1192

Face Obfuscation Based Reversible Watermarking For Lossless Image Compression

Vivek Jaladi, Suhasini Andurey

Share this Article

Similar Articles with Keyword 'logic'

Downloads: 127

Research Paper, Electronics & Communication Engineering, India, Volume 7 Issue 6, June 2018

Pages: 1662 - 1664

Enhancement of Gray Level Image by Fuzzy and Filter Technique

Monalisa Pandey, Pankaj Sharma

Share this Article

Downloads: 57

Research Paper, Electronics & Communication Engineering, India, Volume 9 Issue 12, December 2020

Pages: 1153 - 1157

Comparison of Fuzzy Logic and Neuro Fuzzy Air Purifying System

Tamsa, Amrit Kaur Bhullar

Share this Article

Similar Articles with Keyword 'gates'

Downloads: 1

Research Paper, Electronics & Communication Engineering, India, Volume 10 Issue 7, July 2021

Pages: 1498 - 1500

Design of Efficient Braun Multiplier for Arithmetic Applications

Telagamalla Gopi

Share this Article

Downloads: 101

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 3016 - 3021

Low Noise & High Speed Domino Logic Circuit

Reetu Narayan, Kumar Saurabh

Share this Article

Similar Articles with Keyword 'Garbage'

Downloads: 103

Review Papers, Electronics & Communication Engineering, India, Volume 3 Issue 10, October 2014

Pages: 2286 - 2288

A Review on Reversible Logic Gate Multipliers

Supreetha Rao, Supreetha M, Vidya Venkatesh, Prajna

Share this Article

Downloads: 106

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 12, December 2014

Pages: 1100 - 1102

Design and Implementation BCD adder Using Integrated Qubit Gates for Quantum Applications

G. Sivakrishna, K. Amarnath, S. Madhava Rao

Share this Article

Similar Articles with Keyword 'outputs'

Downloads: 151

Research Paper, Electronics & Communication Engineering, Cameroon, Volume 8 Issue 5, May 2019

Pages: 1419 - 1427

Planning and Optimization Approach using Genetic Algorithms of a New Generation Cellular Network Capitalizing on the Existing Sites

Raphael Nlend, Emmanuel Tonye

Share this Article

Downloads: 102

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 2174 - 2176

Implementation of Enhanced Cache Controller with Multi-Sized Outputs

Sweety M Pinjani, Prof. V. B. Baru

Share this Article

Similar Articles with Keyword 'Constant'

Downloads: 101

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014

Pages: 1239 - 1242

Small Sized Compact MIMO Antenna for WLAN Gadgets

Manmeet Kaur, Parminder Singh

Share this Article

Downloads: 105

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1965 - 1968

Efficient Packet Scheduler for LTE Downlink with Su-Mimo

Angel Mary Mathew, Ajeesh S

Share this Article

Similar Articles with Keyword 'Xilinx'

Downloads: 121

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 3, March 2014

Pages: 108 - 112

Design and Simulation of Four Stage Pipelining Architecture Using the Verilog

Rakesh M. R

Share this Article

Downloads: 61

Masters Thesis, Electronics & Communication Engineering, India, Volume 9 Issue 12, December 2020

Pages: 1042 - 1046

Renovated 32 Bit ALU Using Hybrid Techniques

Manju Davis, Uma N

Share this Article

Similar Articles with Keyword 'Sparta'

Downloads: 104

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1862 - 1867

FPGA Based Architecture for High Performance SRAM Based TCAM for Search Operations

Lekshmipriya S., Suby Varghese

Share this Article

Downloads: 105

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 12, December 2015

Pages: 1451 - 1453

Hardware Implementation of Min-Sum Decoder for Low Density Parity Check Codes

Mamta Prakash, Girraj Prasad Rathore

Share this Article

Similar Articles with Keyword '3E'

Downloads: 104

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1862 - 1867

FPGA Based Architecture for High Performance SRAM Based TCAM for Search Operations

Lekshmipriya S., Suby Varghese

Share this Article

Downloads: 122

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 312 - 318

Fault Detection and Classification in Transmission Line Using FPGA

Sumit S. Chincholkar, Dr. S. A. Naveed

Share this Article

Similar Articles with Keyword 'FPGA'

Downloads: 134

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 11, November 2016

Pages: 422 - 426

An Segmentation Under Connected Components Based on Watershed Algorithm Using FPGA Processor

R. Kiruthikaa, S. Salaiselvapathy

Share this Article

Downloads: 1

Research Paper, Electronics & Communication Engineering, India, Volume 10 Issue 7, July 2021

Pages: 1498 - 1500

Design of Efficient Braun Multiplier for Arithmetic Applications

Telagamalla Gopi

Share this Article

Similar Articles with Keyword 'kit'

Downloads: 1 | Monthly Hits: ⮙1

Student Project, Electronics & Communication Engineering, India, Volume 10 Issue 8, August 2021

Pages: 932 - 937

Gas Leakage and Detection System

Dr Sreeja Mole S S

Share this Article

Downloads: 103

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015

Pages: 1477 - 1481

Design and Implementation of Rijindael's Encryption and Decryption Algorithm using NIOS-II Processor

Monika U. Jaiswal, Nilesh A. Mohota

Share this Article
Top