Analysis of Design of Schmitt Trigger Based SRAM Cell Using a Novel Power Reduction Technique
International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Open Access | Fully Refereed | Peer Reviewed International Journal

ISSN: 2319-7064



Downloads: 109

M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 4 Issue 11, November 2015

Analysis of Design of Schmitt Trigger Based SRAM Cell Using a Novel Power Reduction Technique

J. Madhuri, S. Anitha

In low power SRAM memory cell design Power dissipation through standby leakage and dynamic loss is a major problem. this paper is mainly based on low power cell operation and delay of SRAM designing this paper presents a novel technique to reduce short circuit power. The differential SRAM for ultra low voltage design for Schmitt trigger (ST) is analyzed using 180nm cmos technology. Schmitt trigger based differential SRAM cell design helps to sort the issues related to design problems in read and write operation of basic SRAM cell. Feed back is built in mechanism in proposed Schmitt trigger SRAM design. There is always trade-off among area, power and delay in any SRAM cell designing. In comparison to standard 6TSRAM cell the ST SRAM cell provides better read stability and having a high probability of read failure. Short circuit power dissipation isone of the considerable parameter in achieving low power. This paper mainly proposes a novel technique for achiving the low power consumption. Delay of an SRAM cell is maintained as it was without affecting the delay with the reduction of power. By using novel power reduction technique to reduce the short circuit power comparesd to the proposed design is reduced by 21 %. The aim of this project is to develop a circuit level technique that takes advantage of program behavior to reduce power consumption with no performance degradation. These simulations are implemented by the H-spice and synopsis tool.

Keywords: SRAM, POWER REDUCTION, SCHMITT TRIGGER, STATIC, LEAKAGE

Edition: Volume 4 Issue 11, November 2015

Pages: 2335 - 2340

Share this Article

How to Cite this Article?

J. Madhuri, S. Anitha, "Analysis of Design of Schmitt Trigger Based SRAM Cell Using a Novel Power Reduction Technique", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=NOV151727, Volume 4 Issue 11, November 2015, 2335 - 2340

Enter Your Email Address




Similar Articles with Keyword 'SRAM'

Downloads: 101

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015

Pages: 1597 - 1602

Design Of 7T SRAM Cell Using Self-Controllable Voltage Level Circuit to Achieve Low Power

Vema Vishnu Priya, G.Ramesh

Share this Article

Downloads: 104 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1862 - 1867

FPGA Based Architecture for High Performance SRAM Based TCAM for Search Operations

Lekshmipriya S., Suby Varghese

Share this Article

Similar Articles with Keyword 'POWER REDUCTION'

Downloads: 61 | Monthly Hits: ⮙1

Masters Thesis, Electronics & Communication Engineering, India, Volume 9 Issue 12, December 2020

Pages: 1042 - 1046

Renovated 32 Bit ALU Using Hybrid Techniques

Manju Davis, Uma N

Share this Article

Downloads: 103

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1975 - 1977

Power Reduction Using ACE and NN Schemes

Silpa S Kishore

Share this Article

Similar Articles with Keyword 'STATIC'

Downloads: 100

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015

Pages: 2517 - 2520

Communication between Multiple Resources Using Arbiter Design

Shital S. Horte, Dr. D. V. Padole

Share this Article

Downloads: 101

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015

Pages: 1597 - 1602

Design Of 7T SRAM Cell Using Self-Controllable Voltage Level Circuit to Achieve Low Power

Vema Vishnu Priya, G.Ramesh

Share this Article

Similar Articles with Keyword 'LEAKAGE'

Downloads: 101

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 3016 - 3021

Low Noise & High Speed Domino Logic Circuit

Reetu Narayan, Kumar Saurabh

Share this Article

Downloads: 101

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015

Pages: 1597 - 1602

Design Of 7T SRAM Cell Using Self-Controllable Voltage Level Circuit to Achieve Low Power

Vema Vishnu Priya, G.Ramesh

Share this Article



Top