Research Paper | Electronics & Communication Engineering | India | Volume 4 Issue 11, November 2015
Design and Analysis of Dynamic Current Mode Full Adder with reduced Power and Delay
Dr. S.R.P. Sinha, Namita Tiwari
Current mode logic (CML) technology is popular as it offers high performance with very low power dissipation, equal charging and discharging times, equal noise margins and low output logic swing, therefore high-speed performance is achieved. In this paper, MOS current mode logic (MCML), dynamic current mode logic (DyCML) and cascaded dynamic current mode logic techniques are analyzed and applied to the generation of digital arithmetic circuits. Based on the presented analysis a new current mode full adder is proposed where the circuit of Dynamic Current mode full adder is modified. It is shown that in the proposed full adder circuit both the power consumption and delay time are reduced. The circuits are simulated using TANNER tool with 0.18m technology and supply voltage 1.5V.
Keywords: MOS current mode logic, Power dissipation, Output voltage swing Dynamic poer consumption, Self timed buffer
Edition: Volume 4 Issue 11, November 2015
Pages: 2383 - 2388
How to Cite this Article?
Dr. S.R.P. Sinha, Namita Tiwari, "Design and Analysis of Dynamic Current Mode Full Adder with reduced Power and Delay", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=NOV151617, Volume 4 Issue 11, November 2015, 2383 - 2388
107 PDF Views | 98 PDF Downloads
Similar Articles with Keyword 'Power dissipation'
A 1.8V 8-bit 100-MS/s Pipeline ADC in 0.18?m CMOS Technology
Bharti D.Chaudhari, Priyesh P. Gandhi
A Review of Embedded Base Power Management Unit
Utsava Khare, Megha Gupta
Comparative Analysis of CMOS Comparator for A-D Converter at 1um and 45 nm Technology Nodes
Comparative Analysis of Adders
Complementary Metal-Oxide Semiconductor: A Review
Komal Rohilla, Ritu Pahwa, Shaifali Ruhil