International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Open Access | Fully Refereed | Peer Reviewed

ISSN: 2319-7064


Downloads: 111

M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 4 Issue 11, November 2015


Design and Analysis of Dynamic Comparator with Reduced Power and Delay

Shashank Shekhar, Dr. S. R. P. Sinha


Abstract: The need for low-power and high speed analog-to-digital converters is pushing toward the use of dynamic comparators to maximize speed and power efficiency. In this paper, performances of various types of the dynamic comparators are being compared in terms of speed, delay and power. Based on the presented analysis, a new dynamic comparator is proposed, where the circuit of a conventional comparator is modified for low-power and fast operation even in small supply voltages. It is shown that in the proposed dynamic comparator both the power consumption and delay time are reduced. The circuits are simulated using TANNER tool with 0.18m technology and supply voltage 1.8V.


Keywords: Preamplifier, Kickback noise, Dynamic Latch Comparator, Transmission Gate, Parasitic Node Capacitance


Edition: Volume 4 Issue 11, November 2015,


Pages: 1025 - 1029


How to Cite this Article?

Shashank Shekhar, Dr. S. R. P. Sinha, "Design and Analysis of Dynamic Comparator with Reduced Power and Delay", International Journal of Science and Research (IJSR), https://www.ijsr.net/get_abstract.php?paper_id=NOV151349, Volume 4 Issue 11, November 2015, 1025 - 1029

How to Share this Article?

Enter Your Email Address


Similar Articles with Keyword 'Transmission Gate'

Downloads: 107

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015

Pages: 3321 - 3325

Comparative Study on Logic Gates Using Bulk Transmission Gate and Double Gate Transmission Gate

Sima Baidya, Arindam Chakraborty

Share this Article

Downloads: 112

Research Paper, Electronics & Communication Engineering, India, https://www.ijsr.net/issue.php?edition=Volume%203%20Issue%208,%20August%20201

Pages: 1100 - 1104

Leakage Power Reduction in 5-Bit Full Adder using Keeper & Footer Transistor

Narendra Yadav, Vipin Kumar Gupta

Share this Article
Top