Area Optimized Double Precision IEEE Floating Point Adder
International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Open Access | Fully Refereed | Peer Reviewed International Journal

ISSN: 2319-7064

M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 4 Issue 11, November 2015

Area Optimized Double Precision IEEE Floating Point Adder

Elizabeth Joseph Mattam, Deepa Balakrishnan

The fields of science, engineering and finance require manipulating real numbers efficiently. Since the first computers appeared, many different ways of approximation real numbers on it have been introduced. One of them, the floating point arithmetic, is the most efficient way of representing real numbers in computers. Representing an infinite, continuous set of (real numbers) with a finite set of (machine numbers) is not an easy task some compromises must be found between speed, accuracy and efficient use and also implementation and memory cost. Floating Point Arithmetic represent a very good compromise for numerical applications. Floating Point (FP) addition, subtraction and multiplication are widely used in large set of scientific and signal processing computation. Although the concept of Floating-Point addition is easy it imposes a immense challenge while implementation of complex algorithm in hard real-time due to the enormous computational burden with repeated calculations with high precision numbers. A novel technique to implement a double precision IEEE floating-point adder which can complete the operation within two clock cycles. The proposed technique has exhibited improvement the operational chip area management by modifying the carry select adder. Also a decrease in power is also expected since area and power are directly proportional.

Keywords: Area optimized carry select adder, Floating point adder, area and power reduction, CSLA, Clock cycles

Edition: Volume 4 Issue 11, November 2015

Pages: 344 - 347

Share this Article

How to Cite this Article?

Elizabeth Joseph Mattam, Deepa Balakrishnan, "Area Optimized Double Precision IEEE Floating Point Adder", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=NOV151129, Volume 4 Issue 11, November 2015, 344 - 347

85 PDF Views | 71 PDF Downloads

Download Article PDF



Similar Articles with Keyword 'Floating point adder'

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 3, March 2015

Pages: 1847 - 1851

Review on Floating Point Adder and Converter Units Using VHDL

Abhishek Kumar, Mayur S. Dhait

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 11, November 2015

Pages: 344 - 347

Area Optimized Double Precision IEEE Floating Point Adder

Elizabeth Joseph Mattam, Deepa Balakrishnan

Share this Article

Similar Articles with Keyword 'CSLA'

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 2242 - 2245

Design and Implementation of 64-Bit Multiplier Using CLAA and CSLA

Shaik Meerabi, Krishna Prasad Satamraju

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 2997 - 3000

Area Efficient architecture for 64 bit CSLA using Sum and Carry Generation Unit

Mahadev Bobade, M. N. Kakatkar

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 1399 - 1402

Design and Implementation of FIR filter using Carry Select Adder

Ashwini A. Lokhande, V. G. Raut

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 2737 - 2741

A Hierarchical Design of High Performance Carry Select Adder Using Reversible Logic

Amol D. Rewatkar, R. N. Mandavgane, S. R. Vaidya

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 222 - 226

Area-Delay-Power Efficient Carry-Select Adder

Shruthi Nataraj, Karthik.L

Share this Article

Similar Articles with Keyword 'Clock cycles'

Review Papers, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014

Pages: 1391 - 1397

A 3-Stage Pipeline VLSI Architecture for Fast Computation of the 2-D Discrete Wavelet Transform

Harshitha S, Gopalakrishna K

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 9, September 2014

Pages: 1938 - 1943

Efficient Hardware Utilization for Functional Broadside Test to Achieve High Fault Coverage

P. Durga Venkata Prasad, K. Tirumala Rao

Share this Article

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1673 - 1676

Functional Broadside Test Generation for Fault Analysis

Greeshma U. R., Sarath Raj S.

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 12, December 2014

Pages: 1427 - 1432

VHDL Implementation of Built in Generation of Functional Broadside Tests

N. A. Raju D., G. Sita Annapurna

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1635 - 1636

Fault Tolerant Linear State Machine Design Approach for Safety Critical Systems Implemented on FPGA

Sunanda, Fathima Rehana

Share this Article
Top