International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Most Trusted Research Journal Since Year 2012

ISSN: 2319-7064

Case Studies | Electronics & Communication Engineering | India | Volume 2 Issue 3, March 2013

Design of Low Power Two Stage CMOS Operational Amplifier

Purvi D. Patel, Kehul A. Shah

The trend towards low voltage low power silicon chip systems has been growing quickly due to the increasing demand of smaller size and longer battery life for portable applications in all marketing segments. The supply voltage is being scaled down to reduce overall power consumption of the system. The objective of this project is to implement the full custom design of low voltage and low power operational amplifier. In this paper a well defined method for the design of a two-stage CMOS operational amplifier is presented. The op-amp which has been designed, exhibits a unity gain frequency of 8MHz, a gain of 70dB with 750 phase margin and power consumption is 19.5μ W. The simplest frequency compensation technique employs the Miller effect by connecting a compensation capacitor across the high-gain stage. Both the theoretical calculations and computer aided simulation analysis have been given in detail. Design has been carried out in Tanner tools. The simulation results in a tsmc 0.18um CMOS process from a 1.8V voltage supply demonstrate the designed has a gain 70dB.

Keywords: 2 stage CMOS Operational amplifier, Stability, Frequency Compensation, Low power

Edition: Volume 2 Issue 3, March 2013

Pages: 432 - 434


How to Cite this Article?

Purvi D. Patel, Kehul A. Shah, "Design of Low Power Two Stage CMOS Operational Amplifier", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=IJSRON2013623, Volume 2 Issue 3, March 2013, 432 - 434

30 PDF Views | 23 PDF Downloads

Download Article PDF



Similar Articles with Keyword 'Stability'

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 5 Issue 3, March 2016

Pages: 2076 - 2079

Design and Simulation of Novel MEMS based Capacitive Microphone

Lourembam Bandana, V. S. Selvakumar

Share this article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 11, November 2015

Pages: 2335 - 2340

Analysis of Design of Schmitt Trigger Based SRAM Cell Using a Novel Power Reduction Technique

J. Madhuri, S. Anitha

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 1019 - 1024

Efficient Implementation of MIMO using OFDM Applications

M. Arun Kumar

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015

Pages: 1658 - 1662

A Review Paper on Frequency Compensation of Transconductance Operational Amplifier (OTA)

Raghavendra Gupta, Prof. Sunny Jain

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 5, May 2016

Pages: 1346 - 1349

Razor Based Low-Power Multiplier with Variable Latency Design

Sagar Latti, T C Thanuja

Share this article

Similar Articles with Keyword 'Frequency Compensation'

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015

Pages: 1658 - 1662

A Review Paper on Frequency Compensation of Transconductance Operational Amplifier (OTA)

Raghavendra Gupta, Prof. Sunny Jain

Share this article

Case Studies, Electronics & Communication Engineering, India, Volume 2 Issue 3, March 2013

Pages: 432 - 434

Design of Low Power Two Stage CMOS Operational Amplifier

Purvi D. Patel, Kehul A. Shah

Share this article

Similar Articles with Keyword 'Low power'

Research Proposals or Synopsis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 2277 - 2280

An Improved Feedthrough Logic for Low Power and High Speed Arithmetic Circuits

Avinash Singh, Dr. Subodh Wairya

Share this article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 2737 - 2741

A Hierarchical Design of High Performance Carry Select Adder Using Reversible Logic

Amol D. Rewatkar, R. N. Mandavgane, S. R. Vaidya

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 2657 - 2661

Empirical Study of Incorporation of SET and Hybrid CMOS-SET in Decision Making Sub-Systems

Jayanta Gope, Aloke Raj Sarkar

Share this article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 2218 - 2222

A Power Efficient Design of Reversible RAM Using Pseudo Reed-Muller Expression

Shibinu A. R, Rajkumar.P

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 2476 - 2479

Software Defined Radio Signal Detector Implementation using FPGA

Rohan Fernandes, Shubhangi Mahamuni

Share this article

Top