Design of Low Power Two Stage CMOS Operational Amplifier
International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Open Access | Fully Refereed | Peer Reviewed International Journal

ISSN: 2319-7064



Case Studies | Electronics & Communication Engineering | India | Volume 2 Issue 3, March 2013

Design of Low Power Two Stage CMOS Operational Amplifier

Purvi D. Patel, Kehul A. Shah

The trend towards low voltage low power silicon chip systems has been growing quickly due to the increasing demand of smaller size and longer battery life for portable applications in all marketing segments. The supply voltage is being scaled down to reduce overall power consumption of the system. The objective of this project is to implement the full custom design of low voltage and low power operational amplifier. In this paper a well defined method for the design of a two-stage CMOS operational amplifier is presented. The op-amp which has been designed, exhibits a unity gain frequency of 8MHz, a gain of 70dB with 750 phase margin and power consumption is 19.5μ W. The simplest frequency compensation technique employs the Miller effect by connecting a compensation capacitor across the high-gain stage. Both the theoretical calculations and computer aided simulation analysis have been given in detail. Design has been carried out in Tanner tools. The simulation results in a tsmc 0.18um CMOS process from a 1.8V voltage supply demonstrate the designed has a gain 70dB.

Keywords: 2 stage CMOS Operational amplifier, Stability, Frequency Compensation, Low power

Edition: Volume 2 Issue 3, March 2013

Pages: 432 - 434

Share this Article

How to Cite this Article?

Purvi D. Patel, Kehul A. Shah, "Design of Low Power Two Stage CMOS Operational Amplifier", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=IJSRON2013623, Volume 2 Issue 3, March 2013, 432 - 434

87 PDF Views | 68 PDF Downloads

Download Article PDF



Similar Articles with Keyword 'Stability'

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 2835 - 2838

Efficient Implementation of Digital Receiver on FPGA

M. Sravani, B. Madhavi

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015

Pages: 2447 - 2451

TCAD Design of Tunnel FET Structures and Extraction of Electrical Characteristics

Ashwin S Raj, Sreejith S, Sajeshkumar U

Share this Article

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 12, December 2015

Pages: 1294 - 1297

Weighted Random Pattern Generator by Using BIST

Rajni Gajendra, Rahul Gedam

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 8, August 2014

Pages: 666 - 670

Automatic Gate Bias Control of RISC Processor ARM LPC148

Sneha Dravyekar, Pooja Thakre

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015

Pages: 1441 - 1445

Design of Low Power Phase Frequency Detectors and VCO using 45nm CMOS Technology

Rajani Kanta Sutar, M.Jasmin, S. Beulah Hemalatha

Share this Article

Similar Articles with Keyword 'Frequency Compensation'

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015

Pages: 1658 - 1662

A Review Paper on Frequency Compensation of Transconductance Operational Amplifier (OTA)

Raghavendra Gupta, Prof. Sunny Jain

Share this Article

Case Studies, Electronics & Communication Engineering, India, Volume 2 Issue 3, March 2013

Pages: 432 - 434

Design of Low Power Two Stage CMOS Operational Amplifier

Purvi D. Patel, Kehul A. Shah

Share this Article

Similar Articles with Keyword 'Low power'

Comparative Studies, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014

Pages: 764 - 767

Design Low Power 10t and Comparison 16t, 14t and 11t Full Adder Using Invariant Parameter at 45nm Technology

Umashankar Dhepra, Rajkumar Gehlot

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 1188 - 1190

Design of GDI Based Low Power and High-Speed CMOS Full Adder Circuits

M. Krishna Kumar, Prof. D. Shanthi Chelliah

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 1262 - 1265

Design of CMOS Tapered Buffer for High Speed and Low Power Applications using 65nm Technology

Ankur Saxena, Payal Kaushik

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 2218 - 2222

A Power Efficient Design of Reversible RAM Using Pseudo Reed-Muller Expression

Shibinu A. R, Rajkumar.P

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 9, September 2015

Pages: 1799 - 1802

Single Phase Clock Distribution using Low Power VLSI Technology

Krishna Naik Dungavath, Dr V. Vijayalakshmi

Share this Article
Top