International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Since Year 2012 | Open Access | Fully Refereed | Peer Reviewed

ISSN: 2319-7064




Downloads: 162

Case Studies | Electronics & Communication Engineering | India | Volume 2 Issue 3, March 2013


Design of Low Power Two Stage CMOS Operational Amplifier

Purvi D. Patel | Kehul A. Shah [3]


Abstract: The trend towards low voltage low power silicon chip systems has been growing quickly due to the increasing demand of smaller size and longer battery life for portable applications in all marketing segments. The supply voltage is being scaled down to reduce overall power consumption of the system. The objective of this project is to implement the full custom design of low voltage and low power operational amplifier. In this paper a well defined method for the design of a two-stage CMOS operational amplifier is presented. The op-amp which has been designed, exhibits a unity gain frequency of 8MHz, a gain of 70dB with 750 phase margin and power consumption is 19.5 & mu; W. The simplest frequency compensation technique employs the Miller effect by connecting a compensation capacitor across the high-gain stage. Both the theoretical calculations and computer aided simulation analysis have been given in detail. Design has been carried out in Tanner tools. The simulation results in a tsmc 0.18um CMOS process from a 1.8V voltage supply demonstrate the designed has a gain 70dB.


Keywords: CMOS, Operational amplifier, Stability, Frequency Compensation, Low power


Edition: Volume 2 Issue 3, March 2013,


Pages: 432 - 434

Design of Low Power Two Stage CMOS Operational Amplifier


How to Cite this Article?

Purvi D. Patel, Kehul A. Shah, "Design of Low Power Two Stage CMOS Operational Amplifier", International Journal of Science and Research (IJSR), https://www.ijsr.net/get_abstract.php?paper_id=IJSRON2013623, Volume 2 Issue 3, March 2013, 432 - 434, #ijsrnet

How to Share this Article?

Enter Your Email Address




Similar Articles with Keyword 'CMOS'

Downloads: 0

Research Paper, Electronics & Communication Engineering, India, Volume 11 Issue 5, May 2022

Pages: 1837 - 1841

Leakage Reduction Technique for Scan Flip-Flop

Nayini Bhavani | Rahul D [12] | Bhavani Kiranmai | J. Yeshwanth Reddy

Share this Article

Downloads: 1 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Review Papers, Electronics & Communication Engineering, India, Volume 11 Issue 4, April 2022

Pages: 516 - 519

Review for Design Considerations of SAR ADC in CMOS 32 NM Technology

Monu Thool | Dr. Girish D. Korde | Prof. Anant W. Hinganikar

Share this Article


Top