Design of AMBA 3.0 (AXI) Bus Based System on Chip Communication Protocol
International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Open Access | Fully Refereed | Peer Reviewed International Journal

ISSN: 2319-7064

Research Paper | Electronics & Communication Engineering | India | Volume 2 Issue 3, March 2013

Design of AMBA 3.0 (AXI) Bus Based System on Chip Communication Protocol

P. Akhila, K. Ch. Prathap Kumar M

System on a Chip (SoC) design has become more and more complexly, because difference functions components or IPs (Intellectual Property) will be integrated within a chip. The challenge of integration is how to verify on-chip communication properties. Although traditional simulation-based on-chip bus protocol checking bus signals to obey bus transaction behavior or not, however, they are still lack of a chip-level dynamic verification to assist hardware debugging. We proposed a rule based synthesizable AMBA AXI protocol checker. The AXI protocol checker contains 44 rules to check on-chip communication properties accuracy. In the verification strategy, we use the Model sim to verify AXI protocol checker.

Keywords: AMBA, AHB, AXI, System on a Chip, SoC, MODELSIM

Edition: Volume 2 Issue 3, March 2013

Pages: 57 - 60

Share this Article

How to Cite this Article?

P. Akhila, K. Ch. Prathap Kumar M, "Design of AMBA 3.0 (AXI) Bus Based System on Chip Communication Protocol", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=IJSRON2013542, Volume 2 Issue 3, March 2013, 57 - 60

149 PDF Views | 116 PDF Downloads

Download Article PDF



Similar Articles with Keyword 'AMBA'

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 866 - 868

Design and Implementation of Efficient FSM for AHB Master and Arbiter

Muzammel Hoque, Owais Shah

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 1297 - 1302

Design and Implementation of Efficient FSM for AHB Master and Arbiter

Muzammel Hoque, Owais Shah

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 5 Issue 5, May 2016

Pages: 1572 - 1574

FPGA Implementation of AHB to APB Protocol

Sowmya Aithal, Dr. J. S. Baligar, Guruprasad S. P.

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 2 Issue 4, April 2013

Pages: 157 - 159

Interfacing between High Performance Drivers and Low Power Devices using ABP Bridge

N. Sudhakar, M. Kiran Kumar

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 2 Issue 3, March 2013

Pages: 57 - 60

Design of AMBA 3.0 (AXI) Bus Based System on Chip Communication Protocol

P. Akhila, K. Ch. Prathap Kumar M

Share this Article

Similar Articles with Keyword 'AHB'

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 866 - 868

Design and Implementation of Efficient FSM for AHB Master and Arbiter

Muzammel Hoque, Owais Shah

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 1297 - 1302

Design and Implementation of Efficient FSM for AHB Master and Arbiter

Muzammel Hoque, Owais Shah

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 5 Issue 5, May 2016

Pages: 1572 - 1574

FPGA Implementation of AHB to APB Protocol

Sowmya Aithal, Dr. J. S. Baligar, Guruprasad S. P.

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 2 Issue 3, March 2013

Pages: 57 - 60

Design of AMBA 3.0 (AXI) Bus Based System on Chip Communication Protocol

P. Akhila, K. Ch. Prathap Kumar M

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 4, April 2014

Pages: 352 - 355

Design and Analysis of Open Core Protocol for the On Chip Bus Using VHDL

Naseer Rasool. T, Shaik Jaffar, Shaik Saheb Basha

Share this Article

Similar Articles with Keyword 'AXI'

Research Paper, Electronics & Communication Engineering, Cameroon, Volume 8 Issue 5, May 2019

Pages: 1419 - 1427

Planning and Optimization Approach using Genetic Algorithms of a New Generation Cellular Network Capitalizing on the Existing Sites

Raphael Nlend, Emmanuel Tonye

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 10 Issue 3, March 2021

Pages: 143 - 150

VLSI Architecture Design and Implementation of CANNY Edge Detection Subsystem

Ragi R G, Jayaraj U Kidav, Roshith K

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 4, April 2014

Pages: 818 - 823

Designing of Bandwidth Improved h Shaped Microstrip Patch Antenna for Bluetooth Applications Using Ansoft HFSS

Chaitali J. Ingale, Anand. K. Pathrikar

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 12, December 2014

Pages: 2678 - 2680

Modified Peano-Gosper Fractal Geomatry Based Wideband Microstrip Patch Antenna Design Analysis

Sarbjeet Singh, Suman

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 11, November 2015

Pages: 2397 - 2400

Design a Uplink-Downlink Reconfigurable Patch Antenna for Modern Space Application

Naman Mehrotra, Dr. K. M. Singh, Shashibhushan Sharma

Share this Article

Similar Articles with Keyword 'System on Chip'

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015

Pages: 2517 - 2520

Communication between Multiple Resources Using Arbiter Design

Shital S. Horte, Dr. D. V. Padole

Share this Article

Survey Paper, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 1097 - 1102

A Survey on an VLSI Based Data Transfer Schemes

Saiju Lukose, Gnana Sheela K

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 1723 - 1726

Low Power Spectral Analysis for Built in Self Test by Using System on Chip

L. Maheswari, B. V. P. Prasad

Share this Article

Research Paper, Electronics & Communication Engineering, Vietnam, Volume 5 Issue 5, May 2016

Pages: 960 - 964

Hardware ECG QRS Complex Detector in Low Power SoCs

Minh D. Nguyen, Giang V. Nguyen

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 6 Issue 11, November 2017

Pages: 2142 - 2145

Novel Design of Low Power Nonvolatile 10T1R SRAM Cell

Vani Tripathi, Bhawna Trivedi

Share this Article

Similar Articles with Keyword 'SoC'

Research Paper, Electronics & Communication Engineering, India, Volume 10 Issue 3, March 2021

Pages: 962 - 965

Design of Air Quality Analysis Monitoring Using LoRaMOTE Developing Module

Dr. L. Thulasimani, S. Sangeetha Mary, Vimalathithan Rathinasabapathy

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015

Pages: 2517 - 2520

Communication between Multiple Resources Using Arbiter Design

Shital S. Horte, Dr. D. V. Padole

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 10, October 2015

Pages: 910 - 914

Enhanced Way Tagged Cache Design Using Partial Tag Bloom Filter for Low Level (L2) Cache

Shaima Ibrahim, Sumi Babu

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 2699 - 2703

Multi-Failure Recovery System with the Help of Ex SensRob in WSAN

K. Aparna, G. Muneswari Devi

Share this Article

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 3, March 2015

Pages: 2338 - 2342

Various Shape Descriptors in Image Processing ? A Review

Preetika DSilva, P. Bhuvaneswari

Share this Article

Similar Articles with Keyword 'MODELSIM'

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 3, March 2014

Pages: 108 - 112

Design and Simulation of Four Stage Pipelining Architecture Using the Verilog

Rakesh M. R

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 3033 - 3036

FIR Interpolation Filter for Multi-Standard Digital Up Converter Using FPGA

Chaithra M. R., Yashwanth N

Share this Article

Case Studies, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 2343 - 2346

Simulation of Different bit Carry-Skip Adder in Verilog

Sangeeta Rani, Sachin Kumar

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 1493 - 1496

Skein and Threefish Implementation on FPGA

Litty.P.Oommen, Anas A S

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 5 Issue 3, March 2016

Pages: 988 - 992

Design and VLSI Implementation of N X N Binary Multiplier Using Successive Approximation of (N-1) X (N-1) Binary Multipliers

K. Indumathi, M. Nisha Angeline

Share this Article
Top