FPGA Implementation of Codec Design for Optimal Code Rate Crosstalk Avoidance Codes
International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Open Access | Fully Refereed | Peer Reviewed International Journal

ISSN: 2319-7064


Amazon Sale


Research Paper | Electronics & Telecommunication Engineering | India | Volume 2 Issue 2, February 2013

FPGA Implementation of Codec Design for Optimal Code Rate Crosstalk Avoidance Codes

K. Ramesh, E. Srinivas

In deep submicron (DSM) technology, the coupling capacitance is comparable to or exceeds the self or substrate capacitance, which in turn causes the delay of a transition in a wire to be twice or more than that of a wire transitioning next to a steady signal. In this paper, the authors propose a new coding technique which minimizes both coupling and self transition activities in the bus lines using the CODEC design of all classes of CACs based on binary mixed-radix numeral systems and spatial redundancy respectively. Using this framework, we then propose novel CODEC designs for three important classes of CACs; one lambda codes (OLCs), FPCs, and forbidden overlapping codes (FOCs). Our CODEC designs have area complexity and delay that increase quadratically with the size of the bus, while achieving optimal or nearly optimal code rates. Using an FPGA kit we can observe the CACs results on it.

Keywords: CODEC, crosstalk avoidance codes (CACs), interconnect, numeral systems, FPGA kit

Edition: Volume 2 Issue 2, February 2013

Pages: 614 - 622

Share this Article

How to Cite this Article?

K. Ramesh, E. Srinivas, "FPGA Implementation of Codec Design for Optimal Code Rate Crosstalk Avoidance Codes", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=IJSRON2013500, Volume 2 Issue 2, February 2013, 614 - 622

68 PDF Views | 54 PDF Downloads

Download Article PDF


Amazon Sale


Similar Articles with Keyword 'interconnect'

Research Paper, Electronics & Telecommunication Engineering, India, Volume 2 Issue 3, March 2013

Pages: 1 - 4

Low Hardware Layered Decoding Architecture for LDPC Code

N. Aravind, L. Praveen Kumar

Share this Article

Research Paper, Electronics & Telecommunication Engineering, India, Volume 2 Issue 2, February 2013

Pages: 614 - 622

FPGA Implementation of Codec Design for Optimal Code Rate Crosstalk Avoidance Codes

K. Ramesh, E. Srinivas

Share this Article
Top