International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Most Trusted Research Journal Since Year 2012

ISSN: 2319-7064

Research Paper | Electronics & Communication Engineering | India | Volume 2 Issue 7, July 2013

Performance Evolution of 16 Bit Processor in FPGA using State Encoding Techniques

Madhavi Anupoju, M. Sunil Prakash

In present days, there is a need for ever increasing high performance and low power devices, these devices need to meet performance constraints like speed, area& power. This paper describes the area and speed constraints of a 16 bit processor with the implementation of three state encoding techniques binary, one- hot & gray coding technique. The processor architecture is designed using Verilog HDL, simulated on Modelsim and synthesized on Precision RTL synthesis tool & on XILINX ISE 12.1 for the Spartan3E FPGA. From the synthesis reports it is observed that One-hot encoding would perform with speed 28 % and Gray code would perform with speed 14 % more than binary encoding technique, but both of them require more area compared to binary encoding technique.

Keywords: FPGA, Precision synthesis, State encoding techniques, VLSI circuits, VERILOG hardware description language

Edition: Volume 2 Issue 7, July 2013

Pages: 88 - 92


How to Cite this Article?

Madhavi Anupoju, M. Sunil Prakash, "Performance Evolution of 16 Bit Processor in FPGA using State Encoding Techniques ", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=IJSRON20131114, Volume 2 Issue 7, July 2013, 88 - 92

25 PDF Views | 19 PDF Downloads

Download Article PDF

Video Lecture of Above Article is Not Available Yet

You be the First to Request! Press the Button below!



Similar Articles with Keyword 'FPGA'

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 1, January 2015

Pages: 2749 - 2753

A Review on Implementation of Random Number Generation based on FPGA

Vishakha V. Bonde, A. D. Kale

Share this article

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1397 - 1401

Distributive Arithmetic Formulation For An Optimized Adaptive Filter Design

Ashly Babu, Ajeesh A.V.

Share this article

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1488 - 1491

FPGA Based SPWM Generation Technique for Single Phase DC/AC Converters

Nithya S Kurup, Karthika Manilal

Share this article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1635 - 1636

Fault Tolerant Linear State Machine Design Approach for Safety Critical Systems Implemented on FPGA

Sunanda, Fathima Rehana

Share this article

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1668 - 1672

Adaptive Control of Two Mass Drive Systems Using ADALINE Speed Controller

Nandana J., Mr. Anas A. S.

Share this article

Similar Articles with Keyword 'VLSI circuits'

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015

Pages: 2374 - 2378

Circuit under Test Verification with MSIC Test Pattern Generator

Parvathy Chandra, Vishnu V. S.

Share this article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015

Pages: 1297 - 1300

A Wide Range Level Shifter Using a Self Biased Cascode Current Mirror

Tejas S. Joshi, Priya M. Nerkar

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 6, June 2016

Pages: 1270 - 1274

Design and Analysis of Full Adder Using Adiabatic Logic

Durgesh Patel, Dr. S. R. P. Sinha

Share this article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 5 Issue 3, March 2016

Pages: 329 - 333

An Optimized Design of High-Speed and Energy-Efficient Carry Skip Adder with Variable Latency Extension

Monisha.T.S, Senthil Prakash.K

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015

Pages: 441 - 443

Implementation of Image Scaling Algorithm on FPGA

Rahul A. Suryavanshi, Shubha Sheelvant

Share this article

Similar Articles with Keyword 'VERILOG hardware description language'

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 5 Issue 7, July 2016

Pages: 311 - 314

Fusion of March Algorithms in Counter based BIST for the Detection of Faults in RAM

Twinkle Koshy, Manjusree S

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 2 Issue 7, July 2013

Pages: 88 - 92

Performance Evolution of 16 Bit Processor in FPGA using State Encoding Techniques

Madhavi Anupoju, M. Sunil Prakash

Share this article

Top