Study of R2R 4-Bit and 8-Bit DAC circuit using Multisim Technology
International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Open Access | Fully Refereed | Peer Reviewed International Journal

ISSN: 2319-7064

Research Paper | Electronics & Communication Engineering | India | Volume 2 Issue 5, May 2013

Study of R2R 4-Bit and 8-Bit DAC circuit using Multisim Technology

Raghavendra. R, S.A Hariprasad, M.Uttara Kumari

An R-2R Ladder is a simple and inexpensive way to perform digital to analog conversion, using repetitive arrangements of precision resistor networks in a ladder-like configuration. The application of Multisim for realizing R2R DAC bridges the gap between theory and the real circuits. This paper provides a detailed view of a 4 bit and an 8 bit R2R ladder with optimum accuracy by using Multisim. Experiments are performed on 4 bit and 8 bit R2R ladder with decade counter (staircase) and the accuracy of Theoretically experimented and Multisim experimented scenarios are compared. The comparison shows higher range of accuracy is obtained when R2R ladder is experimented in Multisim, Multisim offers additional features such as ease of implementation rebuild and cost reduction when compared to practical simulation of R2R ladder.

Keywords: R2R Ladder, DAC, Staircase, Multisim, Counter

Edition: Volume 2 Issue 5, May 2013

Pages: 229 - 233

Share this Article

How to Cite this Article?

Raghavendra. R, S.A Hariprasad, M.Uttara Kumari, "Study of R2R 4-Bit and 8-Bit DAC circuit using Multisim Technology", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=IJSRON1201354, Volume 2 Issue 5, May 2013, 229 - 233

91 PDF Views | 79 PDF Downloads

Download Article PDF



Similar Articles with Keyword 'DAC'

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 1, January 2015

Pages: 975 - 978

A Review on PAPR Reduction Technique in OFDM

Kiran Kumari, Hemant Dhabhai

Share this Article

Review Papers, Electronics & Communication Engineering, India, Volume 7 Issue 1, January 2018

Pages: 2027 - 2029

Throughput Analysis of Cognitive Radio Systems using Monte-Carlo Simulation

Surbhi Parmar, Dr. Vinita Choudhary

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 6 Issue 9, September 2017

Pages: 1792 - 1794

FMCW RADAR based Level Gauge

Neeraj Jangid, Tarush Shenoy, Sanath Acharya

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 6 Issue 6, June 2017

Pages: 703 - 706

A Review on PAPR Reduction Technique in OFDM

Siddhika Gupta, Sandeep Agrawal

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014

Pages: 2125 - 2128

ARM Advanced High-Performance Bus Complaint Inter Integrated Circuit

Prabhakar. K, Gowda. R. M. C.

Share this Article

Similar Articles with Keyword 'Staircase'

Review Papers, Electronics & Communication Engineering, India, Volume 5 Issue 1, January 2016

Pages: 474 - 479

A Study of Single Electron Transistor (SET)

Monika Gupta

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 2 Issue 5, May 2013

Pages: 229 - 233

Study of R2R 4-Bit and 8-Bit DAC circuit using Multisim Technology

Raghavendra. R, S.A Hariprasad, M.Uttara Kumari

Share this Article

Similar Articles with Keyword 'Multisim'

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 9, September 2014

Pages: 1114 - 1120

Trojan Detection Using EDA Tools

Deepa, Monika Gupta

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 2 Issue 5, May 2013

Pages: 229 - 233

Study of R2R 4-Bit and 8-Bit DAC circuit using Multisim Technology

Raghavendra. R, S.A Hariprasad, M.Uttara Kumari

Share this Article

Similar Articles with Keyword 'Counter'

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 2835 - 2838

Efficient Implementation of Digital Receiver on FPGA

M. Sravani, B. Madhavi

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 9, September 2015

Pages: 1799 - 1802

Single Phase Clock Distribution using Low Power VLSI Technology

Krishna Naik Dungavath, Dr V. Vijayalakshmi

Share this Article

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 3, March 2015

Pages: 1299 - 1301

Underwater Signal Processing Techniques for Sediment Classification

Nalinee A. Pawar, J. S. Rangole

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 4, April 2014

Pages: 630 - 633

Simulink Model of OFDM Using 64-Qam with Different Combination of Channels

Rajbir, Vikash

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 5, May 2014

Pages: 1001 - 1005

Performance of Linear Block Coded Selective Mapping scheme in Reduction of Peak to Average Power Ratio; Cubic Metric; and Block Error Rate in OFDM System

Pallavi Chandake, S.V.Sankpal

Share this Article
Top