International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Most Trusted Research Journal Since Year 2012

ISSN: 2319-7064

Research Paper | Electronics & Communication Engineering | India | Volume 2 Issue 5, May 2013

High Performance Pipelined Design for FFT Processor Based on FPGA

A.A. Raut, S. M. Kate

It is important to develop a high-performance FFT processor to meet the requirements of real time and low cost in many different systems. So a radix-2 pipelined FFT processor based on Field Programmable Gate Array (FPGA) for Wireless Local Area Networks (WLAN) is proposed. Unlike being stored in the traditional ROM, the twiddle factors in our pipelined FFT processor can be accessed directly. This paper concentrates on the development of the Fast Fourier Transform (FFT), based on Decimation-In-Time (DIT) domain, Radix-2 algorithm, this paper uses VHDL as a design entity, and their Synthesis by Xilinx Synthesis Tool on SPARTAN kit has been done. The input of Fast Fourier transform has been given by a PS2 KEYBOARD using a test bench and output has been displayed using the waveforms on the Xilinx Design Suite 12.1.The synthesis results show that the computation for calculating the 32-point Fast Fourier transform is efficient in terms of speed. The implementation was made on a Field Programmable Gate Array (FPGA) because it can achieve higher computing speed than digital signal processors, and also can achieve cost effectively ASIC-like performance with lower development time, and risks. This results show that the processor achieves higher throughput and lower area and latency

Keywords: FFT, radix-2, FPGA, Butterfly, VHDL

Edition: Volume 2 Issue 5, May 2013

Pages: 107 - 111


How to Cite this Article?

A.A. Raut, S. M. Kate, "High Performance Pipelined Design for FFT Processor Based on FPGA", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=IJSRON1201339, Volume 2 Issue 5, May 2013, 107 - 111

22 PDF Views | 14 PDF Downloads

Download Article PDF



Similar Articles with Keyword 'FFT'

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015

Pages: 2836 - 2840

A Survey Paper on FPGA-Based Broken Bar Detection of Induction Motor Using Motor Current Signature Analysis

Manoj B. Pavale, K. J. Amrutkar

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015

Pages: 2519 - 2526

Efficient Implementation of Reconfigurable MIMO Decoder Architecture

Teena Philip, S. Suresh Babu

Share this article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 9, September 2015

Pages: 1272 - 1275

Doppler Frequency Effect and BER Performance of FFT Based OFDM System

C Sreevidya, G Sunil

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 2770 - 2773

Comparative Performance Analysis of Fast Fourier Transform on ARM and DSP Core Using Standard Benchmarks

Vinay B K, Manjula N Harihar

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 1019 - 1024

Efficient Implementation of MIMO using OFDM Applications

M. Arun Kumar

Share this article

Similar Articles with Keyword 'radix-2'

Research Paper, Electronics & Communication Engineering, India, Volume 2 Issue 5, May 2013

Pages: 107 - 111

High Performance Pipelined Design for FFT Processor Based on FPGA

A.A. Raut, S. M. Kate

Share this article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 5, May 2014

Pages: 562 - 566

Area and Delay Minimization of Radix-2k Feedforward FFT Architecture

A. Salai Kishwar Jahan, A. Indhumathi

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 2689 - 2691

VLSI Implementation of 2048 Point FFT

Zena Vatsa, Sumaya

Share this article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 10, October 2014

Pages: 2344 - 2348

Parallel Multiplier-Accumulator Based on Radix-2 Modified Booth Algorithm by using A VLSI Architecture

A. Sathya, S. Fathimabee, S. Divya

Share this article

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 2195 - 2198

FFT with Minimum Hardware Utilization and Latency Using NEDA

Deepaa S S, Sheela Devi Aswathy Chandran

Share this article

Similar Articles with Keyword 'FPGA'

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1862 - 1867

FPGA Based Architecture for High Performance SRAM Based TCAM for Search Operations

Lekshmipriya S., Suby Varghese

Share this article

Review Papers, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014

Pages: 1378 - 1381

Design and Analysis of Double Precision Floating Point Division Operator Based on CORDIC Algorithm

Chetan Dudhagave, Hari Krishna Moorthy

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 2476 - 2479

Software Defined Radio Signal Detector Implementation using FPGA

Rohan Fernandes, Shubhangi Mahamuni

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015

Pages: 2430 - 2432

Development of Low Cost Smart Antenna System and its FPGA Implementation

Harshveer Singh Grewal, Paramveer Singh Gill

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015

Pages: 1350 - 1355

Implementation, Simulation and Synthesis of RSA Cryptosystem

Rafeek Alas, Dr. Kiran Bailey

Share this article

Similar Articles with Keyword 'Butterfly'

Research Paper, Electronics & Communication Engineering, India, Volume 2 Issue 5, May 2013

Pages: 107 - 111

High Performance Pipelined Design for FFT Processor Based on FPGA

A.A. Raut, S. M. Kate

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 1723 - 1726

Low Power Spectral Analysis for Built in Self Test by Using System on Chip

L. Maheswari, B. V. P. Prasad

Share this article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 1041 - 1043

Implementation of High Throughput Radix-16 FFT Algorithm

K. Swetha Sree, T. Lakshmi Narayana

Share this article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 2745 - 2749

An Efficient Low Latency Low Complexity Architecture for Matching of Information Coded with Error?Correcting Codes

Sankareswari.M, Udhayakumar.S

Share this article

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 3, March 2015

Pages: 856 - 859

Modified Networks-in-Cache for Embedded Processor

Soly Susan Joseph, Anusree L. S.

Share this article

Similar Articles with Keyword 'VHDL'

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 3, March 2014

Pages: 642 - 645

Low Power and Area Optimized VHDL Implementation of AES

Suja Chackochan, K. Mathan

Share this article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 2484 - 2492

Implementation of AES Algorithm Using FPGA & Its Performance Analysis

Sonali A. Varhade, N. N. Kasat

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 12, December 2015

Pages: 2143 - 2148

Design and Implementation of 8 BIT Vedic Multipliers USING HNG Gates

Illa Bharti, Manisha Waje

Share this article

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 3, March 2015

Pages: 1131 - 1134

Reed Solomon Decoder with Parallel Syndrome Computation on FPGA: A Review

Saroj Bakale, Dhananjay Dabhade

Share this article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 3221 - 3230

Implementation of RSA Cryptosystem Using Ancient Indian Vedic Mathematics

Shahina M. Salim, Sonal A. Lakhotiya

Share this article

Top