High Performance Pipelined Design for FFT Processor Based on FPGA
International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Open Access | Fully Refereed | Peer Reviewed International Journal

ISSN: 2319-7064

Research Paper | Electronics & Communication Engineering | India | Volume 2 Issue 5, May 2013

High Performance Pipelined Design for FFT Processor Based on FPGA

A.A. Raut, S. M. Kate

It is important to develop a high-performance FFT processor to meet the requirements of real time and low cost in many different systems. So a radix-2 pipelined FFT processor based on Field Programmable Gate Array (FPGA) for Wireless Local Area Networks (WLAN) is proposed. Unlike being stored in the traditional ROM, the twiddle factors in our pipelined FFT processor can be accessed directly. This paper concentrates on the development of the Fast Fourier Transform (FFT), based on Decimation-In-Time (DIT) domain, Radix-2 algorithm, this paper uses VHDL as a design entity, and their Synthesis by Xilinx Synthesis Tool on SPARTAN kit has been done. The input of Fast Fourier transform has been given by a PS2 KEYBOARD using a test bench and output has been displayed using the waveforms on the Xilinx Design Suite 12.1.The synthesis results show that the computation for calculating the 32-point Fast Fourier transform is efficient in terms of speed. The implementation was made on a Field Programmable Gate Array (FPGA) because it can achieve higher computing speed than digital signal processors, and also can achieve cost effectively ASIC-like performance with lower development time, and risks. This results show that the processor achieves higher throughput and lower area and latency

Keywords: FFT, radix-2, FPGA, Butterfly, VHDL

Edition: Volume 2 Issue 5, May 2013

Pages: 107 - 111

Share this Article

How to Cite this Article?

A.A. Raut, S. M. Kate, "High Performance Pipelined Design for FFT Processor Based on FPGA", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=IJSRON1201339, Volume 2 Issue 5, May 2013, 107 - 111

77 PDF Views | 68 PDF Downloads

Download Article PDF



Similar Articles with Keyword 'FFT'

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 1723 - 1726

Low Power Spectral Analysis for Built in Self Test by Using System on Chip

L. Maheswari, B. V. P. Prasad

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 3204 - 3208

The Performance Analysis of OFDM-IDMA in Wireless Communication by Using an Iterative Sub-optimal Receiver Structure

Y. Sukanya, K. Lakshmana Rao

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015

Pages: 664 - 668

An Interpolation Technique for Channel Estimation in OFDM Systems

Hariprasad K, Sandeep S, Manikanta C

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 5 Issue 6, June 2016

Pages: 1116 - 1120

QR Code Based Data Transmission in Mobile Devices Using AES Encryption

Ajini Asok, Arun G.

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 5, May 2014

Pages: 1059 - 1063

Determination of Hot Spots in Protein Sequence using Digital Filter

Ashwini T. Walekar, A. S. Shirsat

Share this Article

Similar Articles with Keyword 'radix-2'

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 2689 - 2691

VLSI Implementation of 2048 Point FFT

Zena Vatsa, Sumaya

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 10, October 2014

Pages: 2344 - 2348

Parallel Multiplier-Accumulator Based on Radix-2 Modified Booth Algorithm by using A VLSI Architecture

A. Sathya, S. Fathimabee, S. Divya

Share this Article

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 2195 - 2198

FFT with Minimum Hardware Utilization and Latency Using NEDA

Deepaa S S, Sheela Devi Aswathy Chandran

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014

Pages: 580 - 587

Study and Analysis of Different Parameters and Power Consumption of Various Multipliers in FIR Filter using VHDL

Sushant Shekhar, Ghanshyam Jangid

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 2 Issue 5, May 2013

Pages: 107 - 111

High Performance Pipelined Design for FFT Processor Based on FPGA

A.A. Raut, S. M. Kate

Share this Article

Similar Articles with Keyword 'FPGA'

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 11, November 2016

Pages: 422 - 426

An Segmentation Under Connected Components Based on Watershed Algorithm Using FPGA Processor

R. Kiruthikaa, S. Salaiselvapathy

Share this Article

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1862 - 1867

FPGA Based Architecture for High Performance SRAM Based TCAM for Search Operations

Lekshmipriya S., Suby Varghese

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015

Pages: 2245 - 2248

FPGA Implementation of ICA for mixed signal using Frog Leap Optimization Algorithm

Hari Krishna Moorthy, Manukumar G. C

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015

Pages: 2430 - 2432

Development of Low Cost Smart Antenna System and its FPGA Implementation

Harshveer Singh Grewal, Paramveer Singh Gill

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 878 - 884

ASIC Architectures for Implementing ECC Arithmetic over Finite Fields

Hemanth Ravindra, Jalaja S

Share this Article

Similar Articles with Keyword 'Butterfly'

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 2745 - 2749

An Efficient Low Latency Low Complexity Architecture for Matching of Information Coded with Error?Correcting Codes

Sankareswari.M, Udhayakumar.S

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 1723 - 1726

Low Power Spectral Analysis for Built in Self Test by Using System on Chip

L. Maheswari, B. V. P. Prasad

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 1041 - 1043

Implementation of High Throughput Radix-16 FFT Algorithm

K. Swetha Sree, T. Lakshmi Narayana

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 2 Issue 5, May 2013

Pages: 107 - 111

High Performance Pipelined Design for FFT Processor Based on FPGA

A.A. Raut, S. M. Kate

Share this Article

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 3, March 2015

Pages: 856 - 859

Modified Networks-in-Cache for Embedded Processor

Soly Susan Joseph, Anusree L. S.

Share this Article

Similar Articles with Keyword 'VHDL'

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 11, November 2016

Pages: 422 - 426

An Segmentation Under Connected Components Based on Watershed Algorithm Using FPGA Processor

R. Kiruthikaa, S. Salaiselvapathy

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 2 Issue 7, July 2013

Pages: 264 - 267

Implementation of an Arithmetic Logic Unit using Area Efficient Carry Look-Ahead Adder and Booth's Multiplier

Sarwagya Chaudhary

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 779 - 782

High Speed Advanced Encryption Standard Using Pipelining

Mradul Upadhyay, Utsav Malviya

Share this Article

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 169 - 171

A Review: Design and Simulation of Binary Floating Point Multiplier Using VHDL

Ujjwala V. Chaudhari, Prof A. P. Dhande

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 3221 - 3230

Implementation of RSA Cryptosystem Using Ancient Indian Vedic Mathematics

Shahina M. Salim, Sonal A. Lakhotiya

Share this Article
Top