Reduction of Leakage Current in CMOS Circuits
International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Open Access | Fully Refereed | Peer Reviewed International Journal

ISSN: 2319-7064

Views: 223 , Downloads: 195 | CTR: 87 % | Weekly Popularity: ⮙3

Research Paper | Electronics & Communication Engineering | India | Volume 9 Issue 2, February 2020

Reduction of Leakage Current in CMOS Circuits

Dr S Rooban, Ch Silas, N Venkaiah, Shaik Karishma

The leakage control dispersal has gotten one of most testing issue and going up against issue in low power vlsi circuit plan especially with on-chip contraptions as it copies for ordinary interims. The cutting back of point of confinement voltage had accepted the noteworthy activity towards increase in subthreshold leakage current there by making the static (leakage) control dissemination exceptionally high and all out power scattering may fundamentally be contributed by leakage control dispersal. The current work is identified with which we can stop the leakage of current up to a degree by utilizing tired attendant system.Sleepy Keeper utilizes sleep transistors and two extra transistors to lessen the power during sleep mode the control when the battery activity gadgets with length time fluctuation as indicated by backup mode might be depleted out quickly the to the leakage control.. A complete report is investigation of different leakage control limiting procedures have been introduced in this paper. The present zone of study and its relating investigation are essentially centered around circuit capacity of execution parameters of tired Keeper. Anyway, for applications invests most span of energy in sleep or backup mode with superior Sleepy Keeper will give another period to vlsi configuration in the case of leakage control decrease.

Keywords: sleepy keeper, power dissipation, threshold voltage

Edition: Volume 9 Issue 2, February 2020

Pages: 218 - 221

Share this Article

How to Cite this Article?

Dr S Rooban, Ch Silas, N Venkaiah, Shaik Karishma, "Reduction of Leakage Current in CMOS Circuits", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=ART20204552, Volume 9 Issue 2, February 2020, 218 - 221

223 PDF Views | 195 PDF Downloads

Download Article PDF



Similar Articles with Keyword 'sleepy keeper'

Views: 136 , Downloads: 111 | CTR: 82 % | Weekly Popularity: ⮙3

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015

Pages: 842 - 844

A Review and Comparative Study of Different Low Power Consumption Techniques

Amit Saraswat, Ekta Jolly

Share this Article

Views: 223 , Downloads: 195 | CTR: 87 % | Weekly Popularity: ⮙3

Research Paper, Electronics & Communication Engineering, India, Volume 9 Issue 2, February 2020

Pages: 218 - 221

Reduction of Leakage Current in CMOS Circuits

Dr S Rooban, Ch Silas, N Venkaiah, Shaik Karishma

Share this Article

Similar Articles with Keyword 'power dissipation'

Views: 144 , Downloads: 101 | CTR: 70 %

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015

Pages: 1597 - 1602

Design Of 7T SRAM Cell Using Self-Controllable Voltage Level Circuit to Achieve Low Power

Vema Vishnu Priya, G.Ramesh

Share this Article

Views: 125 , Downloads: 102 | CTR: 82 % | Weekly Popularity: ⮙2

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015

Pages: 903 - 904

VLSI Design in Terms of Power System

Bhawana Singh, Nidhi Goyal

Share this Article

Views: 138 , Downloads: 104 | CTR: 75 %

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 9, September 2014

Pages: 943 - 949

Design and Analysis of CMOS Multipliers at 180nm and 350nm

Jagmeet Singh, Hardeep Singh

Share this Article

Views: 129 , Downloads: 104 | CTR: 81 %

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 2242 - 2245

Design and Implementation of 64-Bit Multiplier Using CLAA and CSLA

Shaik Meerabi, Krishna Prasad Satamraju

Share this Article

Views: 121 , Downloads: 104 | CTR: 86 % | Weekly Popularity: ⮙2

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015

Pages: 3321 - 3325

Comparative Study on Logic Gates Using Bulk Transmission Gate and Double Gate Transmission Gate

Sima Baidya, Arindam Chakraborty

Share this Article

Similar Articles with Keyword 'threshold voltage'

Views: 142 , Downloads: 101 | CTR: 71 % | Weekly Popularity: ⮙4

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 3, March 2015

Pages: 2183 - 2185

Carbon Nanotubes Field Effect Transistor: A Review

Shaifali Ruhil, Jyoti Sehgal, Komal Rohilla

Share this Article

Views: 124 , Downloads: 108 | CTR: 87 % | Weekly Popularity: ⮙4

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 7 Issue 1, January 2018

Pages: 1367 - 1371

Reduction of Current Collapse and Leakage Current in AlGaN/GaN Double Channel HEMT

Sarita Gangwar

Share this Article

Views: 154 , Downloads: 110 | CTR: 71 % | Weekly Popularity: ⮙5

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 10, October 2014

Pages: 484 - 488

Interconnect Delay and Power Optimization Using Schmitt Trigger as Alternate Approach to Buffer Insertion

R.S.G.Bhavani, M.Manikumari

Share this Article

Views: 124 , Downloads: 110 | CTR: 89 % | Weekly Popularity: ⮙3

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 5, May 2016

Pages: 1346 - 1349

Razor Based Low-Power Multiplier with Variable Latency Design

Sagar Latti, T C Thanuja

Share this Article

Views: 153 , Downloads: 112 | CTR: 73 % | Weekly Popularity: ⮙2

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 1262 - 1265

Design of CMOS Tapered Buffer for High Speed and Low Power Applications using 65nm Technology

Ankur Saxena, Payal Kaushik

Share this Article
Top