International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Most Trusted Research Journal Since Year 2012

ISSN: 2319-7064



Research Paper | Electronics & Communication Engineering | India | Volume 9 Issue 2, February 2020

Reduction of Leakage Current in CMOS Circuits

Dr S Rooban, Ch Silas, N Venkaiah, Shaik Karishma

The leakage control dispersal has gotten one of most testing issue and going up against issue in low power vlsi circuit plan especially with on-chip contraptions as it copies for ordinary interims. The cutting back of point of confinement voltage had accepted the noteworthy activity towards increase in subthreshold leakage current there by making the static (leakage) control dissemination exceptionally high and all out power scattering may fundamentally be contributed by leakage control dispersal. The current work is identified with which we can stop the leakage of current up to a degree by utilizing tired attendant system.Sleepy Keeper utilizes sleep transistors and two extra transistors to lessen the power during sleep mode the control when the battery activity gadgets with length time fluctuation as indicated by backup mode might be depleted out quickly the to the leakage control.. A complete report is investigation of different leakage control limiting procedures have been introduced in this paper. The present zone of study and its relating investigation are essentially centered around circuit capacity of execution parameters of tired Keeper. Anyway, for applications invests most span of energy in sleep or backup mode with superior Sleepy Keeper will give another period to vlsi configuration in the case of leakage control decrease.

Keywords: sleepy keeper, power dissipation, threshold voltage

Edition: Volume 9 Issue 2, February 2020

Pages: 218 - 221

Share this Article

How to Cite this Article?

Dr S Rooban, Ch Silas, N Venkaiah, Shaik Karishma, "Reduction of Leakage Current in CMOS Circuits", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=ART20204552, Volume 9 Issue 2, February 2020, 218 - 221

67 PDF Views | 56 PDF Downloads

Download Article PDF

Similar Articles with Keyword 'sleepy keeper'

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015

Pages: 842 - 844

A Review and Comparative Study of Different Low Power Consumption Techniques

Amit Saraswat, Ekta Jolly

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 9 Issue 2, February 2020

Pages: 218 - 221

Reduction of Leakage Current in CMOS Circuits

Dr S Rooban, Ch Silas, N Venkaiah, Shaik Karishma

Share this Article

Similar Articles with Keyword 'power dissipation'

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015

Pages: 2023 - 2026

12Bit, 80MHz, 230mW Pipeline ADC using 3Bit Flash ADC

Himanshu Raj Pashine, Jayanthi K Murthy

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015

Pages: 1597 - 1602

Design Of 7T SRAM Cell Using Self-Controllable Voltage Level Circuit to Achieve Low Power

Vema Vishnu Priya, G.Ramesh

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014

Pages: 1104 - 1108

Power Reduction Approach in Combinational Circuit (Half and Full Subtractor)

Navendra Rawat, Rakesh Jain

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 11, November 2015

Pages: 2335 - 2340

Analysis of Design of Schmitt Trigger Based SRAM Cell Using a Novel Power Reduction Technique

J. Madhuri, S. Anitha

Share this Article

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015

Pages: 1043 - 1047

Complementary Metal-Oxide Semiconductor: A Review

Komal Rohilla, Ritu Pahwa, Shaifali Ruhil

Share this Article

Similar Articles with Keyword 'threshold voltage'

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 1262 - 1265

Design of CMOS Tapered Buffer for High Speed and Low Power Applications using 65nm Technology

Ankur Saxena, Payal Kaushik

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 6 Issue 3, March 2017

Pages: 1258 - 1261

Enhanced Model of Thin Film Organic Field Effect Transistor for Radiation Sensing

Silpa S. Prasad, Devika R. Nair

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 10, October 2015

Pages: 1118 - 1124

Improved Power Reduction and Aging Mitigation Using Gate Replacement and Voltage Scaling Techniques

Jibi K Kurian, Praveena S Kammath

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 5, May 2016

Pages: 1346 - 1349

Razor Based Low-Power Multiplier with Variable Latency Design

Sagar Latti, T C Thanuja

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 10, October 2014

Pages: 484 - 488

Interconnect Delay and Power Optimization Using Schmitt Trigger as Alternate Approach to Buffer Insertion

R.S.G.Bhavani, M.Manikumari

Share this Article



Top