Research Paper | Electronics & Communication Engineering | India | Volume 9 Issue 2, February 2020
Reduction of Leakage Current in CMOS Circuits
Dr S Rooban, Ch Silas, N Venkaiah, Shaik Karishma
The leakage control dispersal has gotten one of most testing issue and going up against issue in low power vlsi circuit plan especially with on-chip contraptions as it copies for ordinary interims. The cutting back of point of confinement voltage had accepted the noteworthy activity towards increase in subthreshold leakage current there by making the static (leakage) control dissemination exceptionally high and all out power scattering may fundamentally be contributed by leakage control dispersal. The current work is identified with which we can stop the leakage of current up to a degree by utilizing tired attendant system.Sleepy Keeper utilizes sleep transistors and two extra transistors to lessen the power during sleep mode the control when the battery activity gadgets with length time fluctuation as indicated by backup mode might be depleted out quickly the to the leakage control.. A complete report is investigation of different leakage control limiting procedures have been introduced in this paper. The present zone of study and its relating investigation are essentially centered around circuit capacity of execution parameters of tired Keeper. Anyway, for applications invests most span of energy in sleep or backup mode with superior Sleepy Keeper will give another period to vlsi configuration in the case of leakage control decrease.
Keywords: sleepy keeper, power dissipation, threshold voltage
Edition: Volume 9 Issue 2, February 2020
Pages: 218 - 221
How to Cite this Article?
Dr S Rooban, Ch Silas, N Venkaiah, Shaik Karishma, "Reduction of Leakage Current in CMOS Circuits", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=ART20204552, Volume 9 Issue 2, February 2020, 218 - 221
45 PDF Views | 31 PDF Downloads
Similar Articles with Keyword 'sleepy keeper'
Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015
Pages: 842 - 844A Review and Comparative Study of Different Low Power Consumption Techniques
Amit Saraswat, Ekta Jolly
Research Paper, Electronics & Communication Engineering, India, Volume 9 Issue 2, February 2020
Pages: 218 - 221Reduction of Leakage Current in CMOS Circuits
Dr S Rooban, Ch Silas, N Venkaiah, Shaik Karishma
Similar Articles with Keyword 'power dissipation'
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014
Pages: 2657 - 2661Empirical Study of Incorporation of SET and Hybrid CMOS-SET in Decision Making Sub-Systems
Jayanta Gope, Aloke Raj Sarkar
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 9, September 2015
Pages: 1332 - 1335Low Power Self-Timed TCAM Based on Overlapped Search Mechanism with IP Filter Implementation
Jerrin Paul M, Hazel Elsa John
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 11, November 2015
Pages: 2335 - 2340Analysis of Design of Schmitt Trigger Based SRAM Cell Using a Novel Power Reduction Technique
J. Madhuri, S. Anitha
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015
Pages: 3321 - 3325Comparative Study on Logic Gates Using Bulk Transmission Gate and Double Gate Transmission Gate
Sima Baidya, Arindam Chakraborty
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 10, October 2015
Pages: 1064 - 1068A Novel Architecture for High Quality Random Number Generation based on Enhanced WELL Method
Harigovind, Vinoj P.G.
Similar Articles with Keyword 'threshold voltage'
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015
Pages: 2688 - 2691Remotely Control Automatic Street Lighting System Using Solar Tracking System
Priti Lahoti, Anil Wanare
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 12, December 2014
Pages: 411 - 415Design of Low Power CMOS Startup Charge Pump Based on Body Biasing Technique
Juliet Abraham, Dr. B. Paulchamy
Research Paper, Electronics & Communication Engineering, India, Volume 6 Issue 6, June 2017
Pages: 1751 - 1756Minimization of Leakage Current of 6T SRAM using Optimal Technology
Sumit Kumar Srivastava, Amit Kumar
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 10, October 2015
Pages: 1118 - 1124Improved Power Reduction and Aging Mitigation Using Gate Replacement and Voltage Scaling Techniques
Jibi K Kurian, Praveena S Kammath
Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 5, May 2016
Pages: 1346 - 1349Razor Based Low-Power Multiplier with Variable Latency Design
Sagar Latti, T C Thanuja