Design of Fixed One-Bit Latency Serdes Transceiver for High Speed Data Transmissions
International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Open Access | Fully Refereed | Peer Reviewed International Journal

ISSN: 2319-7064


Amazon Sale


Review Papers | Electronics & Communication Engineering | India | Volume 8 Issue 12, December 2019

Design of Fixed One-Bit Latency Serdes Transceiver for High Speed Data Transmissions

Sangeetha N

Today's communication world experiences a maximum amount of problems linked with serial interconnects since they occupy the entire communication field, therefore the serializer/deserializer(SerDes) devices make huge changes in the market with large differences in cost and performance. The serial interfaces are generally used for Transfer of information within chips and boards. The parallel interfaces were replaced by serial interconnects which were high speed as the bandwidth grew into multi-gigabit range. SerDes devices play an important role in exchanging information in this range. A SerDes device can compress the information, work in large bandwidth, and enables to exchange the information .It lowers the complexity associated with design, cost, and board space usage and signal strength compared with parallel connectors.The serial architecture in the present design depicts how the GTP transceiver which embeds the high speed SerDeses achieves a constant latency. Key words- Changeable Delay Tuning,Dynamic clock phase shifting,fixed onebit latency,FPGA, Serializer/deserializer.

Keywords: Changeable Delay Tuning, Dynamic clock phase shifting, fixed onebit latency, FPGA, Serializer/deserializer

Edition: Volume 8 Issue 12, December 2019

Pages: 1192 - 1200

Share this Article

How to Cite this Article?

Sangeetha N, "Design of Fixed One-Bit Latency Serdes Transceiver for High Speed Data Transmissions", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=ART20203562, Volume 8 Issue 12, December 2019, 1192 - 1200

63 PDF Views | 54 PDF Downloads

Download Article PDF


Amazon Sale


Similar Articles with Keyword 'Changeable Delay Tuning'

Review Papers, Electronics & Communication Engineering, India, Volume 8 Issue 12, December 2019

Pages: 1192 - 1200

Design of Fixed One-Bit Latency Serdes Transceiver for High Speed Data Transmissions

Sangeetha N

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015

Pages: 482 - 486

Design of Fixed Latency Serial Transceiver on FPGA

Mallika Patil

Share this Article

Similar Articles with Keyword 'Dynamic clock phase shifting'

Review Papers, Electronics & Communication Engineering, India, Volume 8 Issue 12, December 2019

Pages: 1192 - 1200

Design of Fixed One-Bit Latency Serdes Transceiver for High Speed Data Transmissions

Sangeetha N

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015

Pages: 482 - 486

Design of Fixed Latency Serial Transceiver on FPGA

Mallika Patil

Share this Article

Similar Articles with Keyword 'FPGA'

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 11, November 2016

Pages: 422 - 426

An Segmentation Under Connected Components Based on Watershed Algorithm Using FPGA Processor

R. Kiruthikaa, S. Salaiselvapathy

Share this Article

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1862 - 1867

FPGA Based Architecture for High Performance SRAM Based TCAM for Search Operations

Lekshmipriya S., Suby Varghese

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 2689 - 2691

VLSI Implementation of 2048 Point FFT

Zena Vatsa, Sumaya

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 1, January 2016

Pages: 1057 - 1059

8 Bit Instructional Processor Performing ALU Operations using FPGA

Nikita V. Nandanwar, A. B. Diggikar

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015

Pages: 1730 - 1732

RTL Design and FPGA Implementation of Canny Edge Detector with Real Time Threshold Adjustment Capability

Lakshmamma K M, Chandana B.R

Share this Article
Top