Review Papers | Electronics & Communication Engineering | India | Volume 8 Issue 12, December 2019
Design of Fixed One-Bit Latency Serdes Transceiver for High Speed Data Transmissions
Abstract: Today's communication world experiences a maximum amount of problems linked with serial interconnects since they occupy the entire communication field, therefore the serializer/deserializer (SerDes) devices make huge changes in the market with large differences in cost and performance. The serial interfaces are generally used for Transfer of information within chips and boards. The parallel interfaces were replaced by serial interconnects which were high speed as the bandwidth grew into multi-gigabit range. SerDes devices play an important role in exchanging information in this range. A SerDes device can compress the information, work in large bandwidth, and enables to exchange the information. It lowers the complexity associated with design, cost, and board space usage and signal strength compared with parallel connectors. The serial architecture in the present design depicts how the GTP transceiver which embeds the high speed SerDeses achieves a constant latency. Key words- Changeable Delay Tuning, Dynamic clock phase shifting, fixed onebit latency, FPGA, Serializer/deserializer.
Keywords: Changeable Delay Tuning, Dynamic clock phase shifting, fixed onebit latency, FPGA, Serializer/deserializer
Edition: Volume 8 Issue 12, December 2019,
Pages: 1192 - 1200
How to Cite this Article?
Sangeetha N, "Design of Fixed One-Bit Latency Serdes Transceiver for High Speed Data Transmissions", International Journal of Science and Research (IJSR), Volume 8 Issue 12, December 2019, pp. 1192-1200, https://www.ijsr.net/get_abstract.php?paper_id=ART20203562
How to Share this Article?
Similar Articles with Keyword 'FPGA'
An Segmentation Under Connected Components Based on Watershed Algorithm Using FPGA Processor
R. Kiruthikaa  | S. Salaiselvapathy
Fast Speed Base of Two Multiplication