International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Most Trusted Research Journal Since Year 2012

ISSN: 2319-7064



Review Papers | Electronics & Communication Engineering | India | Volume 8 Issue 12, December 2019

Design of Fixed One-Bit Latency Serdes Transceiver for High Speed Data Transmissions

Sangeetha N

Today's communication world experiences a maximum amount of problems linked with serial interconnects since they occupy the entire communication field, therefore the serializer/deserializer(SerDes) devices make huge changes in the market with large differences in cost and performance. The serial interfaces are generally used for Transfer of information within chips and boards. The parallel interfaces were replaced by serial interconnects which were high speed as the bandwidth grew into multi-gigabit range. SerDes devices play an important role in exchanging information in this range. A SerDes device can compress the information, work in large bandwidth, and enables to exchange the information .It lowers the complexity associated with design, cost, and board space usage and signal strength compared with parallel connectors.The serial architecture in the present design depicts how the GTP transceiver which embeds the high speed SerDeses achieves a constant latency. Key words- Changeable Delay Tuning,Dynamic clock phase shifting,fixed onebit latency,FPGA, Serializer/deserializer.

Keywords: Changeable Delay Tuning, Dynamic clock phase shifting, fixed onebit latency, FPGA, Serializer/deserializer

Edition: Volume 8 Issue 12, December 2019

Pages: 1192 - 1200


How to Cite this Article?

Sangeetha N, "Design of Fixed One-Bit Latency Serdes Transceiver for High Speed Data Transmissions", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=ART20203562, Volume 8 Issue 12, December 2019, 1192 - 1200

28 PDF Views | 23 PDF Downloads

Download Article PDF



Similar Articles with Keyword 'Changeable Delay Tuning'

Review Papers, Electronics & Communication Engineering, India, Volume 8 Issue 12, December 2019

Pages: 1192 - 1200

Design of Fixed One-Bit Latency Serdes Transceiver for High Speed Data Transmissions

Sangeetha N

Share this article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015

Pages: 482 - 486

Design of Fixed Latency Serial Transceiver on FPGA

Mallika Patil

Share this article



Similar Articles with Keyword 'Dynamic clock phase shifting'

Review Papers, Electronics & Communication Engineering, India, Volume 8 Issue 12, December 2019

Pages: 1192 - 1200

Design of Fixed One-Bit Latency Serdes Transceiver for High Speed Data Transmissions

Sangeetha N

Share this article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015

Pages: 482 - 486

Design of Fixed Latency Serial Transceiver on FPGA

Mallika Patil

Share this article



Similar Articles with Keyword 'FPGA'

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1862 - 1867

FPGA Based Architecture for High Performance SRAM Based TCAM for Search Operations

Lekshmipriya S., Suby Varghese

Share this article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015

Pages: 1846 - 1849

Design of E2 Framer and Deframer

C. Sudhakar, Sri M. Madhu Babu

Share this article

Review Papers, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014

Pages: 1378 - 1381

Design and Analysis of Double Precision Floating Point Division Operator Based on CORDIC Algorithm

Chetan Dudhagave, Hari Krishna Moorthy

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 8, August 2014

Pages: 1753 - 1758

Efficient Pipelined FPGA Implementation of Steerable Gaussian Smoothing Filter

Shraddha Barbole, Dr. Sanjeevani Shah

Share this article

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1937 - 1941

Re-Configurable Built In Self Repair scheme in Ram for Yield Improvement

Tessy M John, Dhanya Oommen

Share this article
Top