Design of Fixed One-Bit Latency Serdes Transceiver for High Speed Data Transmissions
International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Open Access | Fully Refereed | Peer Reviewed International Journal

ISSN: 2319-7064



Downloads: 122 | Monthly Hits: ⮙12

Review Papers | Electronics & Communication Engineering | India | Volume 8 Issue 12, December 2019

Design of Fixed One-Bit Latency Serdes Transceiver for High Speed Data Transmissions

Sangeetha N

Today's communication world experiences a maximum amount of problems linked with serial interconnects since they occupy the entire communication field, therefore the serializer/deserializer(SerDes) devices make huge changes in the market with large differences in cost and performance. The serial interfaces are generally used for Transfer of information within chips and boards. The parallel interfaces were replaced by serial interconnects which were high speed as the bandwidth grew into multi-gigabit range. SerDes devices play an important role in exchanging information in this range. A SerDes device can compress the information, work in large bandwidth, and enables to exchange the information .It lowers the complexity associated with design, cost, and board space usage and signal strength compared with parallel connectors.The serial architecture in the present design depicts how the GTP transceiver which embeds the high speed SerDeses achieves a constant latency. Key words- Changeable Delay Tuning,Dynamic clock phase shifting,fixed onebit latency,FPGA, Serializer/deserializer.

Keywords: Changeable Delay Tuning, Dynamic clock phase shifting, fixed onebit latency, FPGA, Serializer/deserializer

Edition: Volume 8 Issue 12, December 2019

Pages: 1192 - 1200

Share this Article

How to Cite this Article?

Sangeetha N, "Design of Fixed One-Bit Latency Serdes Transceiver for High Speed Data Transmissions", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=ART20203562, Volume 8 Issue 12, December 2019, 1192 - 1200

Enter Your Registered Email Address





Similar Articles with Keyword 'Changeable Delay Tuning'

Downloads: 121 | Weekly Hits: ⮙1 | Monthly Hits: ⮙9

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015

Pages: 482 - 486

Design of Fixed Latency Serial Transceiver on FPGA

Mallika Patil

Share this Article

Downloads: 122 | Monthly Hits: ⮙12

Review Papers, Electronics & Communication Engineering, India, Volume 8 Issue 12, December 2019

Pages: 1192 - 1200

Design of Fixed One-Bit Latency Serdes Transceiver for High Speed Data Transmissions

Sangeetha N

Share this Article

Similar Articles with Keyword 'Dynamic clock phase shifting'

Downloads: 121 | Weekly Hits: ⮙1 | Monthly Hits: ⮙9

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015

Pages: 482 - 486

Design of Fixed Latency Serial Transceiver on FPGA

Mallika Patil

Share this Article

Downloads: 122 | Monthly Hits: ⮙12

Review Papers, Electronics & Communication Engineering, India, Volume 8 Issue 12, December 2019

Pages: 1192 - 1200

Design of Fixed One-Bit Latency Serdes Transceiver for High Speed Data Transmissions

Sangeetha N

Share this Article

Similar Articles with Keyword 'FPGA'

Downloads: 133 | Weekly Hits: ⮙1

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 11, November 2016

Pages: 422 - 426

An Segmentation Under Connected Components Based on Watershed Algorithm Using FPGA Processor

R. Kiruthikaa, S. Salaiselvapathy

Share this Article

Downloads: 53 | Weekly Hits: ⮙4 | Monthly Hits: ⮙25

Research Paper, Electronics & Communication Engineering, India, Volume 10 Issue 3, March 2021

Pages: 143 - 150

VLSI Architecture Design and Implementation of CANNY Edge Detection Subsystem

Ragi R G, Jayaraj U Kidav, Roshith K

Share this Article

Downloads: 98 | Weekly Hits: ⮙2 | Monthly Hits: ⮙8

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 3033 - 3036

FIR Interpolation Filter for Multi-Standard Digital Up Converter Using FPGA

Chaithra M. R., Yashwanth N

Share this Article

Downloads: 99 | Weekly Hits: ⮙1 | Monthly Hits: ⮙11

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 2835 - 2838

Efficient Implementation of Digital Receiver on FPGA

M. Sravani, B. Madhavi

Share this Article

Downloads: 101 | Weekly Hits: ⮙2

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015

Pages: 2468 - 2472

VHDL Implementation for Adaptive FIR filter and its Novel Application using Systolic Architecture

Ghanshyam A. Chune, Vijay Bagdi

Share this Article



Top