Survey of Efficient NOC Router Designs and Programming Model for Embedded Application
International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Open Access | Fully Refereed | Peer Reviewed International Journal

ISSN: 2319-7064

Downloads: 128

Research Paper | Electronics & Communication Engineering | India | Volume 8 Issue 9, September 2019

Survey of Efficient NOC Router Designs and Programming Model for Embedded Application

Trupti Patil, Dr. Anuradha S

System on chips containing IP cores and traditional methods for communication such as bus, are not suitable solution for future System on chips (SOC). As the complexity of the SOC is increasing, it is impossible to send signals from one end to another end within a clock cycle. Problems such as global wire delay and global synchronization will be the limitations, Network on chip is an emerging approach for the implementation of on chip communication architecture. Network on chip a communication centric approach and it is a possible solution for communication architecture of future System on chips that are composed of switches and IP cores where communicate among each other through switches. . In contrast to normal beliefs, on chip interconnections suffer from certain physical limitations which lead to great performance reduction. How the changes made in traditional NOC to best fit for the todays requirement is the subject of this paper. We discuss new techniques. We discuss the unique problems posed by synchronous NOCs and discuss the different Asynchronous NOC model as the promising solution. We survey work to build accurate simulation models for on chip communication, propose a programming model for efficient router design for embedded application.

Keywords: System on chip SOC, IP cores, Synchronous, Asynchronous, Network on chip NOC

Edition: Volume 8 Issue 9, September 2019

Pages: 1119 - 1123

Share this Article

How to Cite this Article?

Trupti Patil, Dr. Anuradha S, "Survey of Efficient NOC Router Designs and Programming Model for Embedded Application", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=ART20201264, Volume 8 Issue 9, September 2019, 1119 - 1123

Enter Your Email Address




Similar Articles with Keyword 'System on chip SOC'

Downloads: 113

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 2338 - 2341

SOC Based Cryptosystem Implementation Using RC4 and IDEA Algorithm

Surekha Pujar, Sleeba Mathew

Share this Article

Downloads: 118

Research Paper, Electronics & Communication Engineering, India, Volume 6 Issue 5, May 2017

Pages: 2187 - 2189

NoC Router Architecture and its FPGA Implementation

Arshi Nazish, Waseem Khanooni

Share this Article

Downloads: 124

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 5 Issue 7, July 2016

Pages: 579 - 582

Embedded Implementation of Brain Computer Interface Concept Using FPGA

Aravind M, Dr. S. Suresh Babu

Share this Article

Downloads: 128

Research Paper, Electronics & Communication Engineering, India, Volume 8 Issue 9, September 2019

Pages: 1119 - 1123

Survey of Efficient NOC Router Designs and Programming Model for Embedded Application

Trupti Patil, Dr. Anuradha S

Share this Article

Similar Articles with Keyword 'IP cores'

Downloads: 111

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 1297 - 1302

Design and Implementation of Efficient FSM for AHB Master and Arbiter

Muzammel Hoque, Owais Shah

Share this Article

Downloads: 112 | Weekly Hits: ⮙5 | Monthly Hits: ⮙13

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 1887 - 1890

Design and Implementation of Argo And Falp Method on NOC and Their Analysis

A. Chezhiyan, M. R. Mahalakshmi

Share this Article

Downloads: 113

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 866 - 868

Design and Implementation of Efficient FSM for AHB Master and Arbiter

Muzammel Hoque, Owais Shah

Share this Article

Downloads: 120

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 4, April 2014

Pages: 352 - 355

Design and Analysis of Open Core Protocol for the On Chip Bus Using VHDL

Naseer Rasool. T, Shaik Jaffar, Shaik Saheb Basha

Share this Article

Downloads: 128

Research Paper, Electronics & Communication Engineering, India, Volume 8 Issue 9, September 2019

Pages: 1119 - 1123

Survey of Efficient NOC Router Designs and Programming Model for Embedded Application

Trupti Patil, Dr. Anuradha S

Share this Article

Similar Articles with Keyword 'Synchronous'

Downloads: 100

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015

Pages: 2517 - 2520

Communication between Multiple Resources Using Arbiter Design

Shital S. Horte, Dr. D. V. Padole

Share this Article

Downloads: 101 | Weekly Hits: ⮙2

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015

Pages: 2468 - 2472

VHDL Implementation for Adaptive FIR filter and its Novel Application using Systolic Architecture

Ghanshyam A. Chune, Vijay Bagdi

Share this Article

Downloads: 105 | Weekly Hits: ⮙2 | Monthly Hits: ⮙11

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 2799 - 2802

Analysis of Low Power Pulse Triggered Flip Flop

Deepika Goyal

Share this Article

Downloads: 106 | Weekly Hits: ⮙4 | Monthly Hits: ⮙10

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015

Pages: 2151 - 2154

Automatic Reactive Power Flow Control in 100MW Turbo Generator

Girija.A, Sankar.S

Share this Article

Downloads: 106

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 1409 - 1413

Design and Analysis of Asynchronous 16*16 Adiabatic Vedic Multiplier Using ECRL and EEAL Logic

C. S. Harmya Sreeja, N. Sri Krishna Yadav

Share this Article

Similar Articles with Keyword 'Asynchronous'

Downloads: 100

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015

Pages: 2517 - 2520

Communication between Multiple Resources Using Arbiter Design

Shital S. Horte, Dr. D. V. Padole

Share this Article

Downloads: 106

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 1409 - 1413

Design and Analysis of Asynchronous 16*16 Adiabatic Vedic Multiplier Using ECRL and EEAL Logic

C. S. Harmya Sreeja, N. Sri Krishna Yadav

Share this Article

Downloads: 109

Case Studies, Electronics & Communication Engineering, India, Volume 6 Issue 7, July 2017

Pages: 1179 - 1183

An Efficient Prototype for Gals Systems in Asynchronous Network-on-Chips through Multiclocking

P. Vijayalakshmi, K. Sathiya

Share this Article

Downloads: 111 | Weekly Hits: ⮙2 | Monthly Hits: ⮙8

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 2978 - 2983

Subcarrier Analysis and Power Allocation for Cooperative Communication in LTE ?Advanced Networks

Mohammed Abdul Rahman, Naziaparveen

Share this Article

Downloads: 113 | Monthly Hits: ⮙10

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 5, May 2014

Pages: 1064 - 1068

Pilot Directed Continuous Synchronization of OFDM Using Dispersive Channel; Fading Channel and Their Combination with AWGN Channel

Vikash, Rajbir, Ashok Kumar

Share this Article

Similar Articles with Keyword 'Network on chip NOC'

Downloads: 128

Research Paper, Electronics & Communication Engineering, India, Volume 8 Issue 9, September 2019

Pages: 1119 - 1123

Survey of Efficient NOC Router Designs and Programming Model for Embedded Application

Trupti Patil, Dr. Anuradha S

Share this Article

Downloads: 168 | Weekly Hits: ⮙7 | Monthly Hits: ⮙17

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 5 Issue 7, July 2016

Pages: 90 - 92

DMC Based Router Architecture for Dynamic Network on Chip

Geethu Jayan, Pavitha P. P.

Share this Article



Top