An Efficient Realization of FIR Filter Architecture for Higher Lengths
International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Open Access | Fully Refereed | Peer Reviewed International Journal

ISSN: 2319-7064

Research Paper | Electronics & Communication Engineering | India | Volume 7 Issue 1, January 2018

An Efficient Realization of FIR Filter Architecture for Higher Lengths

Sheena Pathan, Rahamtula Shaik

A Finite Impulse Response (FIR) Filter whose impulse response is for a finite duration can be implemented in two forms Direct form and Transpose Form. The direct form realization supports block processing whereas the transpose form doesnt. The transpose form structure is more efficient when we it comes to the realization of medium or higher order filters whereas direct form suits best for realizing only short length filters. The transpose form realization of FIR filters supports MCM (Multiple Constant Multiplications) scheme and this will lead to ease in computational analysis. In this paper, we analyze the block formulation of FIR filter in transpose form by using MCM based approach. It also includes detailed research on the impact of the MCM block in the structure. The proposed realization of FIR filter architecture results in reduction on delay and also facilitates area savings. The modified structure also speeds up the output generation process being less complex and enhances in saving the number of computations.

Keywords: Block processing, finite-impulse response FIR filter, MCM scheme, VLSI

Edition: Volume 7 Issue 1, January 2018

Pages: 1524 - 1527

Share this Article

How to Cite this Article?

Sheena Pathan, Rahamtula Shaik, "An Efficient Realization of FIR Filter Architecture for Higher Lengths", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=ART20179701, Volume 7 Issue 1, January 2018, 1524 - 1527

63 PDF Views | 61 PDF Downloads

Download Article PDF



Similar Articles with Keyword 'VLSI'

Research Paper, Electronics & Communication Engineering, India, Volume 2 Issue 7, July 2013

Pages: 264 - 267

Implementation of an Arithmetic Logic Unit using Area Efficient Carry Look-Ahead Adder and Booth's Multiplier

Sarwagya Chaudhary

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 2561 - 2564

Statistical Simulation for BIST Architecture using Cognitive Principles

Shradha Khemka

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015

Pages: 2257 - 2262

VLSI Implementation of an Optical OFDM Transmitter Using 180nm Technology

Arunlal.K.S, Saravanan.V

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 12, December 2015

Pages: 2270 - 2274

Design and Simulation of NOT and NAND Gate Using Hybrid SET-MOS Technology

Daya Nand Gupta, S. R. P. Sinha

Share this Article

Review Papers, Electronics & Communication Engineering, India, Volume 5 Issue 4, April 2016

Pages: 2313 - 2315

Review of Fully Reused VLSI Architecture of Channel Encoding Using SOLS Technique for DSRC Applications

Supriya S. Garade, P. R. Badadapure

Share this Article
Top